Home
last modified time | relevance | path

Searched refs:getRegState (Results 1 – 12 of 12) sorted by relevance

/llvm-project-15.0.7/llvm/lib/Target/SystemZ/
H A DSystemZPostRewrite.cpp117 .addReg(MBBI->getOperand(1).getReg(), getRegState(MBBI->getOperand(1))); in selectSELRMux()
124 .addReg(MBBI->getOperand(2).getReg(), getRegState(MBBI->getOperand(2))); in selectSELRMux()
194 .addReg(MI.getOperand(2).getReg(), getRegState(MI.getOperand(2))); in expandCondMove()
/llvm-project-15.0.7/llvm/lib/Target/Hexagon/
H A DHexagonSplitDouble.cpp637 unsigned RSA = getRegState(AdrOp); in splitMemRef()
741 .addReg(Op1.getReg(), getRegState(Op1), Op1.getSubReg()); in splitCombine()
749 .addReg(Op2.getReg(), getRegState(Op2), Op2.getSubReg()); in splitCombine()
764 unsigned RS = getRegState(Op1); in splitExt()
798 unsigned RS = getRegState(Op1); in splitShift()
918 unsigned RS1 = getRegState(Op1); in splitAslOr()
919 unsigned RS2 = getRegState(Op2); in splitAslOr()
H A DHexagonExpandCondsets.cpp640 unsigned PredState = getRegState(PredOp) & ~RegState::Kill; in genCondTfrFor()
644 unsigned SrcState = getRegState(SrcOp); in genCondTfrFor()
697 unsigned S = getRegState(ST); in split()
886 MB.addReg(DefOp.getReg(), getRegState(DefOp), DefOp.getSubReg()); in predicateAt()
H A DHexagonInstrInfo.cpp1172 .addReg(BaseOp.getReg(), getRegState(BaseOp)) in expandPostRAPseudo()
1189 .addReg(BaseOp.getReg(), getRegState(BaseOp) & ~RegState::Kill) in expandPostRAPseudo()
1194 .addReg(BaseOp.getReg(), getRegState(BaseOp)) in expandPostRAPseudo()
1210 .addReg(BaseOp.getReg(), getRegState(BaseOp)) in expandPostRAPseudo()
1212 .addReg(SrcOp.getReg(), getRegState(SrcOp)) in expandPostRAPseudo()
1227 .addReg(BaseOp.getReg(), getRegState(BaseOp) & ~RegState::Kill) in expandPostRAPseudo()
1232 .addReg(BaseOp.getReg(), getRegState(BaseOp)) in expandPostRAPseudo()
1365 unsigned PState = getRegState(Op1); in expandPostRAPseudo()
1398 unsigned PState = getRegState(Op1); in expandPostRAPseudo()
H A DHexagonConstPropagation.cpp2999 .addReg(R1.Reg, getRegState(Acc), R1.SubReg); in rewriteHexConstUses()
3029 .addReg(Src1.getReg(), getRegState(Src1), Src1.getSubReg()) in rewriteHexConstUses()
3030 .addReg(OpR2.getReg(), getRegState(OpR2), OpR2.getSubReg()) in rewriteHexConstUses()
3065 .addReg(SR.Reg, getRegState(SO), SR.SubReg); in rewriteHexConstUses()
3097 .addReg(SR.Reg, getRegState(SO), SR.SubReg); in rewriteHexConstUses()
/llvm-project-15.0.7/llvm/tools/llvm-reduce/deltas/
H A DReduceRegisterDefs.cpp101 unsigned OpFlags = getRegState(MO) & ~RegState::Implicit; in removeDefsFromFunction()
H A DReduceInstructionsMIR.cpp132 .addReg(NewReg, getRegState(MO), MO.getSubReg()); in extractInstrFromFunction()
/llvm-project-15.0.7/llvm/lib/CodeGen/
H A DUnreachableBlockElim.cpp187 .addReg(InputReg, getRegState(Input), InputSub); in runOnMachineFunction()
H A DMachinePipeliner.cpp406 .addReg(RegOp.getReg(), getRegState(RegOp), in preprocessPhiNodes()
/llvm-project-15.0.7/llvm/include/llvm/CodeGen/
H A DMachineInstrBuilder.h528 inline unsigned getRegState(const MachineOperand &RegOp) { in getRegState() function
/llvm-project-15.0.7/llvm/lib/Target/ARM/
H A DARMConstantIslandPass.cpp2034 getRegState(Cmp.MI->getOperand(0))) in optimizeThumb2Branches()
/llvm-project-15.0.7/llvm/lib/Target/X86/
H A DX86InstrInfo.cpp4972 unsigned MaskState = getRegState(MIB->getOperand(1)); in expandPostRAPseudo()