| /llvm-project-15.0.7/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeTypesGeneric.cpp | 174 Lo = DAG.getLoad(NOutVT, dl, Store, StackPtr, PtrInfo, NOutAlign); in ExpandRes_BITCAST() 182 Hi = DAG.getLoad(NOutVT, dl, Store, StackPtr, in ExpandRes_BITCAST() 264 Lo = DAG.getLoad(NVT, dl, Chain, Ptr, LD->getPointerInfo(), in ExpandRes_NormalLoad() 271 Hi = DAG.getLoad( in ExpandRes_NormalLoad()
|
| H A D | LegalizeDAG.cpp | 336 SDValue Result = DAG.getLoad( in ExpandConstantFP() 349 SDValue Result = DAG.getLoad( in ExpandConstant() 703 SDValue Res = DAG.getLoad(NVT, dl, Chain, Ptr, LD->getMemOperand()); in LegalizeLoadOps() 1415 NewLoad = DAG.getLoad(Op.getValueType(), dl, Ch, StackPtr, in ExpandExtractFromVectorThroughStack() 1466 return DAG.getLoad(Op.getValueType(), dl, Ch, StackPtr, PtrInfo); in ExpandInsertToVectorThroughStack() 1522 return DAG.getLoad(VT, dl, StoreChain, FIPtr, PtrInfo); in ExpandVectorBuildThroughStack() 1589 return DAG.getLoad(State.FloatVT, DL, Chain, State.FloatPtr, in modifySignAsInt() 1774 return DAG.getLoad(DestVT, dl, Store, FIPtr, PtrInfo, DestAlign); in EmitStackConvert() 1794 return DAG.getLoad( in ExpandSCALAR_TO_VECTOR() 1962 return DAG.getLoad( in ExpandBUILD_VECTOR() [all …]
|
| H A D | LegalizeVectorTypes.cpp | 369 SDValue Result = DAG.getLoad( in ScalarizeVecRes_LOAD() 1424 Lo = DAG.getLoad(Lo.getValueType(), dl, Store, StackPtr, PtrInfo, in SplitVecRes_INSERT_SUBVECTOR() 1433 Hi = DAG.getLoad(Hi.getValueType(), dl, Store, StackPtr, MPI, SmallestAlign); in SplitVecRes_INSERT_SUBVECTOR() 1744 Lo = DAG.getLoad(LoVT, dl, Store, StackPtr, PtrInfo, SmallestAlign); in SplitVecRes_INSERT_VECTOR_ELT() 1751 Hi = DAG.getLoad(HiVT, dl, Store, StackPtr, MPI, SmallestAlign); in SplitVecRes_INSERT_VECTOR_ELT() 1824 Lo = DAG.getLoad(ISD::UNINDEXED, ExtType, LoVT, dl, Ch, Ptr, Offset, in SplitVecRes_LOAD() 1831 Hi = DAG.getLoad(ISD::UNINDEXED, ExtType, HiVT, dl, Ch, Ptr, Offset, MPI, in SplitVecRes_LOAD() 3080 SDValue Load = DAG.getLoad(EltVT, dl, Store, StackPtr, in SplitVecOp_EXTRACT_VECTOR_ELT() 6381 SDValue LdOp = DAG.getLoad(*FirstVT, dl, Chain, BasePtr, LD->getPointerInfo(), in GenWidenVectorLoads() 6426 DAG.getLoad(MemVT, dl, Chain, BasePtr, MPI, NewAlign, MMOFlags, AAInfo); in GenWidenVectorLoads()
|
| H A D | SelectionDAG.cpp | 2215 SDValue VAListLoad = getLoad(TLI.getPointerTy(getDataLayout()), dl, Tmp1, in expandVAArg() 2237 return getLoad(VT, dl, Tmp1, VAList, MachinePointerInfo()); in expandVAArg() 2248 getLoad(TLI.getPointerTy(getDataLayout()), dl, Node->getOperand(0), in expandVACopy() 7019 Value = DAG.getLoad( in getMemmoveLoadsAndStores() 7771 return getLoad(AM, ExtType, VT, dl, Chain, Ptr, Offset, MemVT, MMO); in getLoad() 7824 SDValue SelectionDAG::getLoad(EVT VT, const SDLoc &dl, SDValue Chain, in getLoad() function in SelectionDAG 7830 return getLoad(ISD::UNINDEXED, ISD::NON_EXTLOAD, VT, dl, Chain, Ptr, Undef, in getLoad() 7834 SDValue SelectionDAG::getLoad(EVT VT, const SDLoc &dl, SDValue Chain, in getLoad() function in SelectionDAG 7837 return getLoad(ISD::UNINDEXED, ISD::NON_EXTLOAD, VT, dl, Chain, Ptr, Undef, in getLoad() 7856 return getLoad(ISD::UNINDEXED, ExtType, VT, dl, Chain, Ptr, Undef, in getExtLoad() [all …]
|
| H A D | LegalizeTypes.cpp | 911 return DAG.getLoad(DestVT, dl, Store, StackPtr, MachinePointerInfo(), Align); in CreateStackStoreLoad()
|
| /llvm-project-15.0.7/llvm/lib/Target/ARM/ |
| H A D | ARMParallelDSP.cpp | 207 LoadInst *getLoad() { in getLoad() function in __anonea9789b90111::WidenedLoad 722 WideLoads[BaseLHS]->getLoad() : CreateWideLoad(LHSMul->VecLd, Ty); in InsertParallelMACs() 724 WideLoads[BaseRHS]->getLoad() : CreateWideLoad(RHSMul->VecLd, Ty); in InsertParallelMACs()
|
| H A D | ARMSelectionDAGInfo.cpp | 260 Loads[i] = DAG.getLoad(VT, dl, Chain, in EmitTargetCodeForMemcpy()
|
| H A D | ARMISelLowering.cpp | 2656 Callee = DAG.getLoad( in LowerCall() 2670 Callee = DAG.getLoad( in LowerCall() 2687 Callee = DAG.getLoad( in LowerCall() 2722 Callee = DAG.getLoad( in LowerCall() 3629 Argument = DAG.getLoad( in LowerToTLSGeneralDynamicModel() 3680 Offset = DAG.getLoad( in LowerToTLSExecModels() 3688 Offset = DAG.getLoad( in LowerToTLSExecModels() 3698 Offset = DAG.getLoad( in LowerToTLSExecModels() 3911 RelAddr = DAG.getLoad( in LowerGlobalAddressELF() 3931 return DAG.getLoad( in LowerGlobalAddressELF() [all …]
|
| /llvm-project-15.0.7/llvm/lib/Target/Mips/ |
| H A D | MipsISelLowering.h | 388 DAG.getLoad(Ty, DL, DAG.getEntryNode(), GOT, in getAddrLocal() 406 return DAG.getLoad(Ty, DL, Chain, Tgt, PtrInfo); in getAddrGlobal() 423 return DAG.getLoad(Ty, DL, Chain, Wrapper, PtrInfo); in getAddrGlobalLargeGOT()
|
| /llvm-project-15.0.7/llvm/include/llvm/CodeGen/ |
| H A D | SelectionDAG.h | 1213 SDValue getLoad(EVT VT, const SDLoc &dl, SDValue Chain, SDValue Ptr, 1221 getLoad(EVT VT, const SDLoc &dl, SDValue Chain, SDValue Ptr, 1226 return getLoad(VT, dl, Chain, Ptr, PtrInfo, MaybeAlign(Alignment), MMOFlags, 1229 SDValue getLoad(EVT VT, const SDLoc &dl, SDValue Chain, SDValue Ptr, 1252 SDValue getLoad(ISD::MemIndexedMode AM, ISD::LoadExtType ExtType, EVT VT, 1258 inline SDValue getLoad( 1265 return getLoad(AM, ExtType, VT, dl, Chain, Ptr, Offset, PtrInfo, MemVT, 1271 getLoad(ISD::MemIndexedMode AM, ISD::LoadExtType ExtType, EVT VT, 1277 return getLoad(AM, ExtType, VT, dl, Chain, Ptr, Offset, PtrInfo, MemVT, 1280 SDValue getLoad(ISD::MemIndexedMode AM, ISD::LoadExtType ExtType, EVT VT,
|
| /llvm-project-15.0.7/llvm/lib/Target/Sparc/ |
| H A D | SparcISelLowering.cpp | 456 DAG.getLoad(MVT::i32, dl, Chain, FIPtr, MachinePointerInfo()); in LowerFormalArguments_32() 531 DAG.getLoad(MVT::i32, dl, Chain, FIPtr, MachinePointerInfo()); in LowerFormalArguments_32() 538 DAG.getLoad(MVT::i32, dl, Chain, FIPtr2, MachinePointerInfo()); in LowerFormalArguments_32() 690 DAG.getLoad(VA.getValVT(), DL, Chain, in LowerFormalArguments_64() 2076 return DAG.getLoad(VT, DL, DAG.getEntryNode(), AbsAddr, in makeAddress() 2306 return DAG.getLoad(Op.getValueType(), SDLoc(Op), Chain, RetPtr, in LowerF128Op() 2640 DAG.getLoad(PtrVT, DL, InChain, VAListPtr, MachinePointerInfo(SV)); in LowerVAARG() 2650 return DAG.getLoad( in LowerVAARG() 2751 FrameAddr = DAG.getLoad(VT, dl, Chain, Ptr, MachinePointerInfo()); in getFRAMEADDR() 2847 DAG.getLoad(MVT::f64, dl, LdNode->getChain(), LdNode->getBasePtr(), in LowerF128Load() [all …]
|
| /llvm-project-15.0.7/llvm/lib/Target/XCore/ |
| H A D | XCoreISelLowering.cpp | 303 return DAG.getLoad(getPointerTy(DAG.getDataLayout()), DL, in LowerGlobalAddress() 370 return DAG.getLoad(PtrVT, DL, Chain, Base, MachinePointerInfo()); in lowerLoadWordFromAlignedBasePlusOffset() 391 SDValue Low = DAG.getLoad(PtrVT, DL, Chain, LowAddr, MachinePointerInfo()); in lowerLoadWordFromAlignedBasePlusOffset() 392 SDValue High = DAG.getLoad(PtrVT, DL, Chain, HighAddr, MachinePointerInfo()); in lowerLoadWordFromAlignedBasePlusOffset() 744 DAG.getLoad(PtrVT, dl, InChain, VAListPtr, MachinePointerInfo(SV)); in LowerVAARG() 753 return DAG.getLoad(VT, dl, InChain, VAList, MachinePointerInfo()); in LowerVAARG() 799 return DAG.getLoad(getPointerTy(DAG.getDataLayout()), SDLoc(Op), in LowerRETURNADDR() 944 return DAG.getLoad(getPointerTy(DAG.getDataLayout()), SDLoc(Op), in LowerATOMIC_LOAD() 1333 ArgIn = DAG.getLoad(VA.getLocVT(), dl, Chain, FIN, in LowerCCCArguments()
|
| /llvm-project-15.0.7/llvm/lib/Target/CSKY/ |
| H A D | CSKYISelLowering.h | 150 return DAG.getLoad(Ty, DL, DAG.getEntryNode(), Result,
|
| H A D | CSKYISelLowering.cpp | 292 return DAG.getLoad(VA.getValVT(), DL, Chain, FIN, in unpack64() 306 Hi = DAG.getLoad(MVT::i32, DL, Chain, FIN, in unpack64() 1190 FrameAddr = DAG.getLoad(VT, dl, DAG.getEntryNode(), FrameAddr, in LowerFRAMEADDR() 1211 return DAG.getLoad(VT, dl, DAG.getEntryNode(), in LowerRETURNADDR() 1291 Load = DAG.getLoad(Ty, DL, DAG.getEntryNode(), LRWADDGRS, in getStaticTLSAddr()
|
| /llvm-project-15.0.7/llvm/lib/Target/VE/ |
| H A D | VEISelLowering.cpp | 522 DAG.getLoad(VA.getValVT(), DL, Chain, in LowerFormalArguments() 1025 return DAG.getLoad(PtrVT, DL, DAG.getEntryNode(), AbsAddr, in makeAddress() 1319 DAG.getLoad(MVT::f64, DL, LdNode->getChain(), LdNode->getBasePtr(), in lowerLoadF128() 1327 DAG.getLoad(MVT::f64, DL, LdNode->getChain(), HiPtr, in lowerLoadF128() 1375 DAG.getLoad(MVT::i64, DL, LdNode->getChain(), Addr, in lowerLoadI1() 1396 DAG.getLoad(MVT::i64, DL, LdNode->getChain(), Addr, in lowerLoadI1() 1581 DAG.getLoad(PtrVT, DL, InChain, VAListPtr, MachinePointerInfo(SV)); in lowerVAARG() 1621 return DAG.getLoad(VT, DL, InChain, VAList, MachinePointerInfo(), in lowerVAARG() 1728 FrameAddr = DAG.getLoad(Op.getValueType(), DL, DAG.getEntryNode(), in lowerFRAMEADDR() 1748 return DAG.getLoad(VT, DL, DAG.getEntryNode(), in lowerRETURNADDR()
|
| /llvm-project-15.0.7/llvm/lib/Target/MSP430/ |
| H A D | MSP430ISelLowering.cpp | 698 InVal = DAG.getLoad( in LowerCCCArguments() 1282 return DAG.getLoad(PtrVT, dl, DAG.getEntryNode(), in LowerRETURNADDR() 1289 return DAG.getLoad(PtrVT, dl, DAG.getEntryNode(), RetAddrFI, in LowerRETURNADDR() 1304 FrameAddr = DAG.getLoad(VT, dl, DAG.getEntryNode(), FrameAddr, in LowerFRAMEADDR()
|
| /llvm-project-15.0.7/llvm/lib/Target/AMDGPU/ |
| H A D | R600ISelLowering.cpp | 770 return DAG.getLoad(VT, DL, DAG.getEntryNode(), in LowerImplicitParameter() 1036 SDValue Dst = DAG.getLoad(MVT::i32, DL, Chain, Ptr, PtrInfo); in lowerPrivateTruncStore() 1267 SDValue Read = DAG.getLoad(MVT::i32, DL, Chain, Ptr, PtrInfo); in lowerPrivateExtLoad() 1382 return DAG.getLoad(MVT::i32, DL, Chain, Ptr, LoadNode->getMemOperand()); in LowerLOAD() 1493 SDValue Arg = DAG.getLoad( in LowerFormalArguments()
|
| /llvm-project-15.0.7/llvm/lib/Target/ARC/ |
| H A D | ARCISelLowering.cpp | 442 DAG.getLoad(MVT::i32, dl, Chain, SpLoc, MachinePointerInfo()); in lowerCallResult() 549 ArgIn = DAG.getLoad(VA.getLocVT(), dl, Chain, FIN, in LowerCallArguments()
|
| /llvm-project-15.0.7/llvm/lib/Target/Lanai/ |
| H A D | LanaiISelLowering.cpp | 500 InVals.push_back(DAG.getLoad( in LowerCCCArguments() 1071 return DAG.getLoad(VT, DL, DAG.getEntryNode(), Ptr, MachinePointerInfo()); in LowerRETURNADDR() 1094 DAG.getLoad(VT, DL, DAG.getEntryNode(), Ptr, MachinePointerInfo()); in LowerFRAMEADDR()
|
| /llvm-project-15.0.7/llvm/lib/Target/M68k/ |
| H A D | M68kISelLowering.cpp | 357 OutRetAddr = DAG.getLoad(VT, DL, Chain, OutRetAddr, MachinePointerInfo()); in EmitTailCallLoadRetAddr() 441 SDValue Val = DAG.getLoad( in LowerMemArgument() 749 Callee = DAG.getLoad( in LowerCall() 934 DAG.getLoad(VA.getValVT(), DL, Chain, ArgValue, MachinePointerInfo()); in LowerFormalArguments() 2559 Result = DAG.getLoad(PtrVT, DL, DAG.getEntryNode(), Result, in LowerExternalSymbol() 2624 Result = DAG.getLoad(PtrVT, DL, DAG.getEntryNode(), Result, in LowerGlobalAddress()
|
| /llvm-project-15.0.7/llvm/lib/Target/PowerPC/ |
| H A D | PPCISelLowering.cpp | 5449 DAG.getLoad(RegVT, dl, LDChain, AddTOC, in prepareDescriptorIndirectCall() 5456 DAG.getLoad(RegVT, dl, LDChain, AddPtr, in prepareDescriptorIndirectCall() 6978 DAG.getLoad(ValVT, dl, Chain, FIN, MachinePointerInfo()); in LowerFormalArguments_AIX() 8593 Bits = DAG.getLoad(MVT::f64, dl, RLI.Chain, RLI.Ptr, RLI.MPI, in LowerINT_TO_FP() 8728 Ld = DAG.getLoad( in LowerINT_TO_FP() 10917 DAG.getLoad(MVT::v16i8, dl, LoadChain, BasePtr, in LowerVectorLoad() 14163 return DAG.getLoad(N->getValueType(0), dl, LD1->getChain(), in combineBVOfConsecutiveLoads() 15337 SDValue FloatLoad2 = DAG.getLoad( in PerformDAGCombine() 16352 DAG.getLoad(Op.getValueType(), dl, DAG.getEntryNode(), in LowerRETURNADDR() 16357 return DAG.getLoad(PtrVT, dl, DAG.getEntryNode(), in LowerRETURNADDR() [all …]
|
| /llvm-project-15.0.7/llvm/lib/Target/Hexagon/ |
| H A D | HexagonISelLowering.cpp | 886 SDValue L = DAG.getLoad(VA.getValVT(), dl, Chain, FIN, in LowerFormalArguments() 1183 return DAG.getLoad(VT, dl, DAG.getEntryNode(), in LowerRETURNADDR() 1205 FrameAddr = DAG.getLoad(VT, dl, DAG.getEntryNode(), FrameAddr, in LowerFRAMEADDR() 1344 DAG.getLoad(PtrVT, dl, DAG.getEntryNode(), Sym, MachinePointerInfo()); in LowerToTLSInitialExecModel() 2954 SDValue NL = DAG.getLoad( in LowerLoad() 3084 SDValue Load0 = DAG.getLoad(LoadTy, dl, Chain, Base0, WideMMO); in LowerUnalignedLoad() 3085 SDValue Load1 = DAG.getLoad(LoadTy, dl, Chain, Base1, WideMMO); in LowerUnalignedLoad()
|
| H A D | HexagonISelLoweringHVX.cpp | 676 return DAG.getLoad(VecTy, dl, DAG.getEntryNode(), CP, in buildHvxVectorReg() 1377 DAG.getLoad(ByteTy, dl, DAG.getEntryNode(), CP, in compressHvxPred() 1971 SDValue Load = DAG.getLoad(ValTy, dl, Chain, Base, MemOp); in LowerHvxMaskedOp() 2160 SDValue Load0 = DAG.getLoad(SingleTy, dl, Chain, Base0, MOp0); in SplitHvxMemOp() 2161 SDValue Load1 = DAG.getLoad(SingleTy, dl, Chain, Base1, MOp1); in SplitHvxMemOp()
|
| /llvm-project-15.0.7/llvm/lib/Target/SystemZ/ |
| H A D | SystemZISelLowering.cpp | 1569 ArgValue = DAG.getLoad(LocVT, DL, Chain, FIN, in LowerFormalArguments() 1576 InVals.push_back(DAG.getLoad(VA.getValVT(), DL, Chain, ArgValue, in LowerFormalArguments() 1587 InVals.push_back(DAG.getLoad(PartVA.getValVT(), DL, Chain, Address, in LowerFormalArguments() 3242 Result = DAG.getLoad(PtrVT, DL, DAG.getEntryNode(), Result, in lowerGlobalAddress() 3349 Offset = DAG.getLoad( in lowerGlobalTLSAddress() 3364 Offset = DAG.getLoad( in lowerGlobalTLSAddress() 3382 DTPOffset = DAG.getLoad( in lowerGlobalTLSAddress() 3396 DAG.getLoad(PtrVT, DL, DAG.getEntryNode(), Offset, in lowerGlobalTLSAddress() 3407 Offset = DAG.getLoad( in lowerGlobalTLSAddress() 3518 SDValue NewLoad = DAG.getLoad(ResVT, DL, LoadN->getChain(), in lowerBITCAST() [all …]
|
| /llvm-project-15.0.7/llvm/lib/Transforms/Scalar/ |
| H A D | GVN.cpp | 212 static AvailableValue getLoad(LoadInst *Load, unsigned Offset = 0) { in getLoad() function 1197 Res = AvailableValue::getLoad(DepLoad, Offset); in AnalyzeLoadAvailability() 1268 Res = AvailableValue::getLoad(LD); in AnalyzeLoadAvailability()
|