Home
last modified time | relevance | path

Searched refs:areLoadsFromSameBasePtr (Results 1 – 11 of 11) sorted by relevance

/llvm-project-15.0.7/llvm/test/CodeGen/AMDGPU/
H A Dschedule-global-loads.ll5 ; seems the only things areLoadsFromSameBasePtr is accomplishing is
22 ; Test for a crach in SIInstrInfo::areLoadsFromSameBasePtr() when checking
H A Dare-loads-from-same-base-ptr.ll3 ; TII::areLoadsFromSameBasePtr failed because the offset for atomics
H A Dschedule-kernel-arg-loads.ll16 ; Test for a crash in SIInstrInfo::areLoadsFromSameBasePtr() when
/llvm-project-15.0.7/llvm/lib/Target/X86/
H A DX86InstrInfo.h430 bool areLoadsFromSameBasePtr(SDNode *Load1, SDNode *Load2, int64_t &Offset1,
H A DX86InstrInfo.cpp7139 X86InstrInfo::areLoadsFromSameBasePtr(SDNode *Load1, SDNode *Load2, in areLoadsFromSameBasePtr() function in X86InstrInfo
/llvm-project-15.0.7/llvm/lib/Target/ARM/
H A DARMBaseInstrInfo.h246 bool areLoadsFromSameBasePtr(SDNode *Load1, SDNode *Load2, int64_t &Offset1,
H A DARMBaseInstrInfo.cpp1943 bool ARMBaseInstrInfo::areLoadsFromSameBasePtr(SDNode *Load1, SDNode *Load2, in areLoadsFromSameBasePtr() function in ARMBaseInstrInfo
/llvm-project-15.0.7/llvm/include/llvm/CodeGen/
H A DTargetInstrInfo.h1313 virtual bool areLoadsFromSameBasePtr(SDNode *Load1, SDNode *Load2, in areLoadsFromSameBasePtr() function
/llvm-project-15.0.7/llvm/lib/CodeGen/SelectionDAG/
H A DScheduleDAGSDNodes.cpp243 if (!TII->areLoadsFromSameBasePtr(Base, User, Offset1, Offset2) || in ClusterNeighboringLoads()
/llvm-project-15.0.7/llvm/lib/Target/AMDGPU/
H A DSIInstrInfo.h191 bool areLoadsFromSameBasePtr(SDNode *Load1, SDNode *Load2,
H A DSIInstrInfo.cpp175 bool SIInstrInfo::areLoadsFromSameBasePtr(SDNode *Load0, SDNode *Load1, in areLoadsFromSameBasePtr() function in SIInstrInfo