Home
last modified time | relevance | path

Searched refs:addMBB (Results 1 – 25 of 113) sorted by relevance

12345

/llvm-project-15.0.7/llvm/lib/Target/Mips/
H A DMipsBranchExpansion.cpp362 MIB.addMBB(MBBOpnd); in replaceBranch()
495 .addMBB(TgtMBB, MipsII::MO_ABS_HI) in expandToLongBranch()
496 .addMBB(BalTgtMBB); in expandToLongBranch()
504 .addMBB(BalTgtMBB); in expandToLongBranch()
603 .addMBB(TgtMBB, MipsII::MO_ABS_HI) in expandToLongBranch()
604 .addMBB(BalTgtMBB); in expandToLongBranch()
615 .addMBB(BalTgtMBB); in expandToLongBranch()
672 .addMBB(TgtMBB); in expandToLongBranch()
695 .addMBB(TgtMBB, MipsII::MO_HIGHER); in expandToLongBranch()
702 .addMBB(TgtMBB, MipsII::MO_ABS_HI); in expandToLongBranch()
[all …]
H A DMips16ISelLowering.cpp545 .addMBB(sinkMBB); in emitSel16()
562 .addMBB(thisMBB) in emitSel16()
564 .addMBB(copy0MBB); in emitSel16()
609 BuildMI(BB, DL, TII->get(Opc1)).addMBB(sinkMBB); in emitSelT16()
626 .addMBB(thisMBB) in emitSelT16()
628 .addMBB(copy0MBB); in emitSelT16()
675 BuildMI(BB, DL, TII->get(Opc1)).addMBB(sinkMBB); in emitSeliT16()
692 .addMBB(thisMBB) in emitSeliT16()
694 .addMBB(copy0MBB); in emitSeliT16()
714 BuildMI(*BB, MI, MI.getDebugLoc(), TII->get(BtOpc)).addMBB(target); in emitFEXT_T8I816_ins()
[all …]
H A DMipsExpandPseudo.cpp150 .addReg(Scratch2).addReg(ShiftCmpVal).addMBB(sinkMBB); in expandAtomicCmpSwapSubword()
170 .addMBB(loop1MBB); in expandAtomicCmpSwapSubword()
280 .addReg(Dest, RegState::Kill).addReg(OldVal).addMBB(exitMBB); in expandAtomicCmpSwap()
290 .addReg(Scratch, RegState::Kill).addReg(ZERO).addMBB(loop1MBB); in expandAtomicCmpSwap()
540 .addReg(StoreVal).addReg(Mips::ZERO).addMBB(loopMBB); in expandAtomicBinOpSubword()
804 .addMBB(loopMBB); in expandAtomicBinOp()
/llvm-project-15.0.7/llvm/lib/Target/WebAssembly/
H A DWebAssemblyInstrInfo.cpp168 BuildMI(&MBB, DL, get(WebAssembly::BR)).addMBB(TBB); in insertBranch()
175 BuildMI(&MBB, DL, get(WebAssembly::BR_IF)).addMBB(TBB).add(Cond[1]); in insertBranch()
177 BuildMI(&MBB, DL, get(WebAssembly::BR_UNLESS)).addMBB(TBB).add(Cond[1]); in insertBranch()
181 BuildMI(&MBB, DL, get(WebAssembly::BR)).addMBB(FBB); in insertBranch()
H A DWebAssemblyFixIrreducibleControlFlow.cpp384 MIB.addMBB(Entry); in makeSingleEntryLoop()
455 BuildMI(Routing, DebugLoc(), TII.get(WebAssembly::BR)).addMBB(Dispatch); in makeSingleEntryLoop()
478 MIB.addMBB(MIB.getInstr() in makeSingleEntryLoop()
/llvm-project-15.0.7/llvm/lib/Target/NVPTX/
H A DNVPTXInstrInfo.cpp196 BuildMI(&MBB, DL, get(NVPTX::GOTO)).addMBB(TBB); in insertBranch()
198 BuildMI(&MBB, DL, get(NVPTX::CBranch)).add(Cond[0]).addMBB(TBB); in insertBranch()
203 BuildMI(&MBB, DL, get(NVPTX::CBranch)).add(Cond[0]).addMBB(TBB); in insertBranch()
204 BuildMI(&MBB, DL, get(NVPTX::GOTO)).addMBB(FBB); in insertBranch()
/llvm-project-15.0.7/llvm/lib/Target/RISCV/
H A DRISCVExpandAtomicPseudoInsts.cpp253 .addMBB(LoopMBB); in doAtomicBinOpExpansion()
338 .addMBB(LoopMBB); in doMaskedAtomicBinOpExpansion()
456 .addMBB(LoopTailMBB); in expandAtomicMinMaxOp()
464 .addMBB(LoopTailMBB); in expandAtomicMinMaxOp()
471 .addMBB(LoopTailMBB); in expandAtomicMinMaxOp()
477 .addMBB(LoopTailMBB); in expandAtomicMinMaxOp()
497 .addMBB(LoopHeadMBB); in expandAtomicMinMaxOp()
552 .addMBB(DoneMBB); in expandAtomicCmpXchg()
562 .addMBB(LoopHeadMBB); in expandAtomicCmpXchg()
577 .addMBB(DoneMBB); in expandAtomicCmpXchg()
[all …]
/llvm-project-15.0.7/llvm/lib/Target/X86/
H A DX86FastPreTileConfig.cpp367 RowPHI.addReg(InRowReg).addMBB(InMBB); in convertPHI()
368 ColPHI.addReg(InColReg).addMBB(InMBB); in convertPHI()
369 AddrPHI.addReg(InStackAddrReg).addMBB(InMBB); in convertPHI()
381 RowPHI.addReg(InRowReg).addMBB(InMBB); in convertPHI()
382 ColPHI.addReg(InColReg).addMBB(InMBB); in convertPHI()
383 AddrPHI.addReg(InStackAddrReg).addMBB(InMBB); in convertPHI()
392 RowPHI.addReg(Shape.getRow()->getReg()).addMBB(InMBB); in convertPHI()
393 ColPHI.addReg(Shape.getCol()->getReg()).addMBB(InMBB); in convertPHI()
404 AddrPHI.addReg(InStackAddrReg).addMBB(InMBB); in convertPHI()
H A DX86CmovConversion.cpp702 BuildMI(MBB, DL, TII->get(X86::JCC_1)).addMBB(SinkMBB).addImm(CC); in convertCmovInstsToBranches()
846 .addMBB(FalseMBB) in convertCmovInstsToBranches()
848 .addMBB(MBB); in convertCmovInstsToBranches()
/llvm-project-15.0.7/llvm/lib/Target/AVR/
H A DAVRInstrInfo.cpp361 .addMBB(UnCondBrIter->getOperand(0).getMBB()); in analyzeBranch()
363 .addMBB(TargetBB); in analyzeBranch()
418 auto &MI = *BuildMI(&MBB, DL, get(AVR::RJMPk)).addMBB(TBB); in insertBranch()
427 auto &CondMI = *BuildMI(&MBB, DL, getBrCond(CC)).addMBB(TBB); in insertBranch()
435 auto &MI = *BuildMI(&MBB, DL, get(AVR::RJMPk)).addMBB(FBB); in insertBranch()
578 BuildMI(&MBB, DL, get(AVR::JMPk)).addMBB(&NewDestBB); in insertIndirectBranch()
H A DAVRISelLowering.cpp1686 BuildMI(BB, dl, TII.get(AVR::RJMPk)).addMBB(CheckBB); in insertShift()
1702 .addMBB(BB) in insertShift()
1704 .addMBB(LoopBB); in insertShift()
1707 .addMBB(BB) in insertShift()
1709 .addMBB(LoopBB); in insertShift()
1712 .addMBB(BB) in insertShift()
1714 .addMBB(LoopBB); in insertShift()
1907 BuildMI(MBB, dl, TII.getBrCond(CC)).addMBB(trueMBB); in EmitInstrWithCustomInserter()
1908 BuildMI(MBB, dl, TII.get(AVR::RJMPk)).addMBB(falseMBB); in EmitInstrWithCustomInserter()
1920 .addMBB(MBB) in EmitInstrWithCustomInserter()
[all …]
/llvm-project-15.0.7/llvm/lib/Target/PowerPC/
H A DPPCCTRLoops.cpp258 PHIMIB.addReg(Start->getOperand(0).getReg()).addMBB(Preheader); in expandNormalLoops()
276 PHIMIB.addReg(ADDIDef).addMBB(Exiting); in expandNormalLoops()
286 PHIMIB.addReg(ADDIDef).addMBB(P); in expandNormalLoops()
352 .addMBB(BrInstr->getOperand(1).getMBB()); in expandCTRLoops()
H A DPPCExpandAtomicPseudoInsts.cpp208 .addMBB(LoopMBB); in expandAtomicRMW128()
279 .addMBB(CmpFailMBB); in expandAtomicCmpSwap128()
290 .addMBB(LoopCmpMBB); in expandAtomicCmpSwap128()
291 BuildMI(CurrentMBB, DL, TII->get(PPC::B)).addMBB(ExitMBB); in expandAtomicCmpSwap128()
/llvm-project-15.0.7/llvm/lib/Target/AMDGPU/
H A DAMDGPUMachineCFGStructurizer.cpp980 addMBB(MBB); in addMBBs()
1456 MIB.addMBB(SourceMBB); in shrinkPHI()
1468 MIB.addMBB(SourcePred); in shrinkPHI()
1500 MIB.addMBB(LastMerge); in replacePHI()
1510 MIB.addMBB(SourcePred); in replacePHI()
1549 MIB.addMBB(IfMBB); in replaceEntryPHI()
1741 MIB.addMBB(IfBB); in insertMergePHI()
1743 MIB.addMBB(CodeBB); in insertMergePHI()
2157 MIB.addMBB(Exit); in createEntryPHI()
2411 MIB.addMBB(Entry); in splitLoopPHI()
[all …]
H A DSILateBranchLowering.cpp125 .addMBB(EarlyExitBlock); in earlyTerm()
224 .addMBB(EmptyMBBAtEnd); in runOnMachineFunction()
H A DSIOptimizeVGPRLiveRange.cpp513 PHI.addReg(Reg).addMBB(Pred); in optimizeLiveRange()
515 PHI.addReg(UndefReg, RegState::Undef).addMBB(Pred); in optimizeLiveRange()
568 PHI.addReg(UndefReg, RegState::Undef).addMBB(Pred); in optimizeWaterfallLiveRange()
570 PHI.addReg(Reg).addMBB(Pred); in optimizeWaterfallLiveRange()
/llvm-project-15.0.7/llvm/lib/Target/XCore/
H A DXCoreInstrInfo.cpp286 BuildMI(&MBB, DL, get(XCore::BRFU_lu6)).addMBB(TBB); in insertBranch()
291 .addMBB(TBB); in insertBranch()
300 .addMBB(TBB); in insertBranch()
301 BuildMI(&MBB, DL, get(XCore::BRFU_lu6)).addMBB(FBB); in insertBranch()
/llvm-project-15.0.7/llvm/lib/Target/ARC/
H A DARCBranchFinalize.cpp120 .addMBB(MI->getOperand(0).getMBB()) in replaceWithBRcc()
138 .addMBB(MI->getOperand(0).getMBB()) in replaceWithCmpBcc()
H A DARCInstrInfo.cpp383 BuildMI(&MBB, DL, get(ARC::BR)).addMBB(TBB); in insertBranch()
388 MIB.addMBB(TBB); in insertBranch()
399 BuildMI(&MBB, DL, get(ARC::BR)).addMBB(FBB); in insertBranch()
/llvm-project-15.0.7/llvm/lib/Target/MSP430/
H A DMSP430InstrInfo.cpp268 BuildMI(&MBB, DL, get(MSP430::JMP)).addMBB(TBB); in insertBranch()
274 BuildMI(&MBB, DL, get(MSP430::JCC)).addMBB(TBB).addImm(Cond[0].getImm()); in insertBranch()
279 BuildMI(&MBB, DL, get(MSP430::JMP)).addMBB(FBB); in insertBranch()
H A DMSP430BranchSelector.cpp197 .addMBB(NextMBB) in expandBranches()
204 MI = BuildMI(*MBB, MI, dl, TII->get(MSP430::Bi)).addMBB(DestBB); in expandBranches()
H A DMSP430ISelLowering.cpp1515 .addMBB(RemBB) in EmitShiftInstr()
1524 .addReg(SrcReg).addMBB(BB) in EmitShiftInstr()
1525 .addReg(ShiftReg2).addMBB(LoopBB); in EmitShiftInstr()
1527 .addReg(ShiftAmtSrcReg).addMBB(BB) in EmitShiftInstr()
1528 .addReg(ShiftAmtReg2).addMBB(LoopBB); in EmitShiftInstr()
1542 .addMBB(LoopBB) in EmitShiftInstr()
1548 .addReg(SrcReg).addMBB(BB) in EmitShiftInstr()
1549 .addReg(ShiftReg2).addMBB(LoopBB); in EmitShiftInstr()
1601 .addMBB(copy1MBB) in EmitInstrWithCustomInserter()
1618 .addMBB(copy0MBB) in EmitInstrWithCustomInserter()
[all …]
/llvm-project-15.0.7/llvm/lib/Target/Sparc/
H A DSparcInstrInfo.cpp255 BuildMI(&MBB, DL, get(SP::BA)).addMBB(TBB); in insertBranch()
263 BuildMI(&MBB, DL, get(SP::BCOND)).addMBB(TBB).addImm(CC); in insertBranch()
265 BuildMI(&MBB, DL, get(SP::FBCOND)).addMBB(TBB).addImm(CC); in insertBranch()
269 BuildMI(&MBB, DL, get(SP::BA)).addMBB(FBB); in insertBranch()
/llvm-project-15.0.7/llvm/lib/CodeGen/
H A DMachineSSAUpdater.cpp205 InsertedPHI.addReg(PredValues[i].second).addMBB(PredValues[i].first); in GetValueInMiddleOfBlock()
325 MachineInstrBuilder(*Pred->getParent(), PHI).addReg(Val).addMBB(Pred); in AddPHIOperand()
/llvm-project-15.0.7/llvm/lib/Target/M68k/
H A DM68kInstrInfo.cpp201 .addMBB(UncondBranch.second); in AnalyzeBranchImpl()
292 BuildMI(&MBB, DL, get(M68k::BRA8)).addMBB(TBB); in insertBranch()
303 BuildMI(&MBB, DL, get(Opc)).addMBB(TBB); in insertBranch()
307 BuildMI(&MBB, DL, get(M68k::BRA8)).addMBB(FBB); in insertBranch()

12345