| /llvm-project-15.0.7/llvm/lib/Target/RISCV/ |
| H A D | RISCVTargetTransformInfo.cpp | 176 int Index, VectorType *SubTp, in getShuffleCost() argument
208 return BaseT::getShuffleCost(Kind, Tp, Mask, Index, SubTp); in getShuffleCost()
|
| H A D | RISCVTargetTransformInfo.h | 89 VectorType *SubTp,
|
| /llvm-project-15.0.7/llvm/lib/Target/SystemZ/ |
| H A D | SystemZTargetTransformInfo.h | 96 VectorType *SubTp,
|
| H A D | SystemZTargetTransformInfo.cpp | 598 VectorType *SubTp, in getShuffleCost() argument
633 return BaseT::getShuffleCost(Kind, Tp, Mask, Index, SubTp); in getShuffleCost()
|
| /llvm-project-15.0.7/llvm/lib/Target/Hexagon/ |
| H A D | HexagonTargetTransformInfo.h | 127 ArrayRef<int> Mask, int Index, Type *SubTp,
|
| H A D | HexagonTargetTransformInfo.cpp | 226 Type *SubTp, in getShuffleCost() argument
|
| /llvm-project-15.0.7/llvm/lib/Target/PowerPC/ |
| H A D | PPCTargetTransformInfo.h | 114 ArrayRef<int> Mask, int Index, Type *SubTp,
|
| H A D | PPCTargetTransformInfo.cpp | 1007 Type *SubTp, in getShuffleCost() argument
|
| /llvm-project-15.0.7/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUTargetTransformInfo.h | 200 VectorType *SubTp,
|
| H A D | AMDGPUTargetTransformInfo.cpp | 1042 int Index, VectorType *SubTp, in getShuffleCost() argument
1062 return BaseT::getShuffleCost(Kind, VT, Mask, Index, SubTp); in getShuffleCost()
|
| /llvm-project-15.0.7/llvm/lib/Target/AArch64/ |
| H A D | AArch64TargetTransformInfo.h | 370 VectorType *SubTp,
|
| H A D | AArch64TargetTransformInfo.cpp | 2816 VectorType *SubTp, in getShuffleCost() argument
2825 !Index && !SubTp) { in getShuffleCost()
3014 LT.second.getSizeInBits() <= 128 && SubTp) { in getShuffleCost()
3016 TLI->getTypeLegalizationCost(DL, SubTp); in getShuffleCost()
3025 return BaseT::getShuffleCost(Kind, Tp, Mask, Index, SubTp); in getShuffleCost()
|
| /llvm-project-15.0.7/llvm/lib/Target/X86/ |
| H A D | X86TargetTransformInfo.h | 139 VectorType *SubTp,
|
| H A D | X86TargetTransformInfo.cpp | 1088 VectorType *SubTp, in getShuffleCost() argument
1112 TLI->getTypeLegalizationCost(DL, SubTp); in getShuffleCost()
1123 int OrigSubElts = cast<FixedVectorType>(SubTp)->getNumElements(); in getShuffleCost()
1142 if (SubTp->getPrimitiveSizeInBits() >= 32 || ST->hasSSSE3()) in getShuffleCost()
1145 assert(SubTp->getPrimitiveSizeInBits() == 16 && in getShuffleCost()
1159 TLI->getTypeLegalizationCost(DL, SubTp); in getShuffleCost()
1289 return BaseT::getShuffleCost(Kind, BaseTp, Mask, Index, SubTp); in getShuffleCost()
1652 return BaseT::getShuffleCost(Kind, BaseTp, Mask, Index, SubTp); in getShuffleCost()
|
| /llvm-project-15.0.7/llvm/lib/Target/ARM/ |
| H A D | ARMTargetTransformInfo.h | 216 VectorType *SubTp,
|
| H A D | ARMTargetTransformInfo.cpp | 1206 int Index, VectorType *SubTp, in getShuffleCost() argument
1306 return BaseCost * BaseT::getShuffleCost(Kind, Tp, Mask, Index, SubTp); in getShuffleCost()
|
| /llvm-project-15.0.7/llvm/include/llvm/Analysis/ |
| H A D | TargetTransformInfo.h | 1090 VectorType *SubTp = nullptr,
1720 VectorType *SubTp,
2259 VectorType *SubTp, in getShuffleCost() argument
2261 return Impl.getShuffleCost(Kind, Tp, Mask, Index, SubTp, Args); in getShuffleCost()
|
| H A D | TargetTransformInfoImpl.h | 506 VectorType *SubTp,
|
| /llvm-project-15.0.7/llvm/lib/Analysis/ |
| H A D | TargetTransformInfo.cpp | 775 VectorType *SubTp, ArrayRef<const Value *> Args) const { in getShuffleCost() argument
777 TTIImpl->getShuffleCost(Kind, Ty, Mask, Index, SubTp, Args); in getShuffleCost()
|
| /llvm-project-15.0.7/llvm/include/llvm/CodeGen/ |
| H A D | BasicTTIImpl.h | 901 VectorType *SubTp,
920 cast<FixedVectorType>(SubTp));
923 cast<FixedVectorType>(SubTp));
|