| /llvm-project-15.0.7/llvm/lib/CodeGen/ |
| H A D | InlineSpiller.cpp | 171 int StackSlot; member in __anon689c7d9e0111::InlineSpiller
740 if (InstrReg != Reg || FI != StackSlot) in coalesceStackAccess()
744 HSpiller.rmFromMergeableSpills(*MI, StackSlot); in coalesceStackAccess()
995 TII.loadRegFromStackSlot(MBB, MI, NewVReg, StackSlot, in insertReload()
1156 if (StackSlot == VirtRegMap::NO_STACK_SLOT) { in spillAll()
1157 StackSlot = VRM.assignVirt2StackSlot(Original); in spillAll()
1161 StackInt = &LSS.getInterval(StackSlot); in spillAll()
1164 VRM.assignVirt2StackSlot(Edit->getReg(), StackSlot); in spillAll()
1205 StackSlot = VRM.getStackSlot(Original); in spill()
1239 StackSlotToOrigLI[StackSlot] = std::move(LI); in addToMergeableSpills()
[all …]
|
| /llvm-project-15.0.7/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelDAGToDAG.cpp | 91 SDValue StackSlot = in PreprocessISelDAG() local
95 Lo = CurDAG->getStore(Chain, DL, Lo, StackSlot, MPI, Align(8)); in PreprocessISelDAG()
98 CurDAG->getMemBasePlusOffset(StackSlot, TypeSize::Fixed(4), DL); in PreprocessISelDAG()
110 StackSlot, in PreprocessISelDAG()
|
| /llvm-project-15.0.7/clang/lib/Sema/ |
| H A D | SemaAttr.cpp | 482 for (const auto &StackSlot : llvm::reverse(AlignPackStack.Stack)) { in DiagnoseUnterminatedPragmaAlignPack() local
483 Diag(StackSlot.PragmaPushLocation, diag::warn_pragma_pack_no_pop_eof); in DiagnoseUnterminatedPragmaAlignPack()
|
| /llvm-project-15.0.7/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeDAG.cpp | 2340 SDValue StackSlot = DAG.CreateStackTemporary(MVT::f64); in ExpandLegalINT_TO_FP() local
2359 SDValue Store1 = DAG.getStore(MemChain, dl, Lo, StackSlot, in ExpandLegalINT_TO_FP()
2362 SDValue HiPtr = DAG.getMemBasePlusOffset(StackSlot, TypeSize::Fixed(4), dl); in ExpandLegalINT_TO_FP()
2369 DAG.getLoad(MVT::f64, dl, MemChain, StackSlot, MachinePointerInfo()); in ExpandLegalINT_TO_FP()
|
| H A D | SelectionDAGBuilder.cpp | 8485 SDValue StackSlot = DAG.getFrameIndex(SSFI, TLI.getFrameIndexTy(DL)); in getAddressForMemoryInput() local
8486 Chain = DAG.getTruncStore(Chain, Location, OpInfo.CallOperand, StackSlot, in getAddressForMemoryInput()
8489 OpInfo.CallOperand = StackSlot; in getAddressForMemoryInput()
|
| /llvm-project-15.0.7/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 4532 SDValue StackSlot = in LowerCall() local
4537 Arg = StackSlot; in LowerCall()
21119 DstVT, DL, Chain, StackSlot, in BuildFILD()
21586 SDValue Ops[] = { Store, StackSlot }; in LowerUINT_TO_FP()
28512 SDValue StackSlot = in LowerFLT_ROUNDS_() local
28518 SDValue Ops[] = {Chain, StackSlot}; in LowerFLT_ROUNDS_()
28555 SDValue StackSlot = in LowerSET_ROUNDING() local
28562 SDValue Ops[] = {Chain, StackSlot}; in LowerSET_ROUNDING()
28618 SDValue OpsLD[] = {Chain, StackSlot}; in LowerSET_ROUNDING()
28631 StackSlot); in LowerSET_ROUNDING()
[all …]
|
| /llvm-project-15.0.7/llvm/lib/Target/PowerPC/ |
| H A D | PPCISelLowering.cpp | 8788 SDValue StackSlot = DAG.getFrameIndex(SSFI, PtrVT); in LowerFLT_ROUNDS_() local
8789 Chain = DAG.getStore(Chain, dl, MFFS, StackSlot, MachinePointerInfo()); in LowerFLT_ROUNDS_()
8795 SDValue Addr = DAG.getNode(ISD::ADD, dl, PtrVT, StackSlot, Four); in LowerFLT_ROUNDS_()
|