| /llvm-project-15.0.7/llvm/lib/Target/M68k/ |
| H A D | M68kRegisterInfo.cpp | 49 StackPtr = M68k::SP; in M68kRegisterInfo() 187 BasePtr = (FIndex < 0 ? FramePtr : StackPtr); in eliminateFrameIndex() 189 BasePtr = StackPtr; in eliminateFrameIndex() 191 BasePtr = (TFI->hasFP(MF) ? FramePtr : StackPtr); in eliminateFrameIndex() 207 if (BasePtr == StackPtr) in eliminateFrameIndex() 263 return TFI->hasFP(MF) ? FramePtr : StackPtr; in getFrameRegister()
|
| H A D | M68kFrameLowering.cpp | 40 StackPtr = TRI->getStackRegister(); in M68kFrameLowering() 361 MachineInstr *MI = BuildMI(MBB, MBBI, DL, TII.get(Opc), StackPtr) in emitSPUpdate() 362 .addReg(StackPtr) in emitSPUpdate() 403 if (Opc == M68k::ADD32ai && PI->getOperand(0).getReg() == StackPtr) { in mergeSPUpdates() 404 assert(PI->getOperand(1).getReg() == StackPtr); in mergeSPUpdates() 410 assert(PI->getOperand(1).getReg() == StackPtr); in mergeSPUpdates() 432 .addReg(StackPtr) in BuildStackAdjustment() 571 .addReg(StackPtr) in emitPrologue() 613 BuildStackAlignAND(MBB, MBBI, DL, StackPtr, MaxAlign); in emitPrologue() 624 unsigned SPOrEstablisher = StackPtr; in emitPrologue() [all …]
|
| H A D | M68kRegisterInfo.h | 34 unsigned StackPtr; variable 108 unsigned getStackRegister() const { return StackPtr; } in getStackRegister()
|
| H A D | M68kFrameLowering.h | 37 unsigned StackPtr; variable
|
| H A D | M68kISelLowering.h | 202 SDValue LowerMemOpCallTo(SDValue Chain, SDValue StackPtr, SDValue Arg,
|
| /llvm-project-15.0.7/llvm/lib/Target/X86/ |
| H A D | X86DynAllocaExpander.cpp | 62 unsigned StackPtr = 0; member in __anon2977b71f0111::X86DynAllocaExpander 182 } else if (MI.modifiesRegister(StackPtr, TRI)) { in computeLowerings() 246 TII->get(getSubOpcode(Is64BitAlloca, Amount)), StackPtr) in lower() 247 .addReg(StackPtr) in lower() 264 TII->get(Is64BitAlloca ? X86::SUB64rr : X86::SUB32rr), StackPtr) in lower() 265 .addReg(StackPtr) in lower() 288 StackPtr = TRI->getStackRegister(); in runOnMachineFunction()
|
| H A D | X86FrameLowering.cpp | 292 StackPtr, false, 0); in emitSPUpdate() 368 .addReg(StackPtr) in BuildStackAdjustment() 778 .addReg(StackPtr) in emitStackProbeInlineGenericLoop() 812 .addReg(StackPtr) in emitStackProbeInlineGenericLoop() 826 .addReg(StackPtr) in emitStackProbeInlineGenericLoop() 849 .addReg(StackPtr) in emitStackProbeInlineGenericLoop() 1257 .addReg(StackPtr) in BuildStackAlignAND() 1271 .addReg(StackPtr) in BuildStackAlignAND() 1287 .addReg(StackPtr) in BuildStackAlignAND() 1294 .addReg(StackPtr) in BuildStackAlignAND() [all …]
|
| H A D | X86RegisterInfo.h | 40 unsigned StackPtr; variable 150 Register getStackRegister() const { return StackPtr; } in getStackRegister()
|
| H A D | X86CallFrameOptimization.cpp | 383 Register StackPtr = RegInfo.getStackRegister(); in collectCallInfo() local 395 J->getOperand(1).getReg() == StackPtr) { in collectCallInfo() 398 StackPtr = Context.SPCopy->getOperand(0).getReg(); in collectCallInfo() 428 (I->getOperand(X86::AddrBaseReg).getReg() != StackPtr) || in collectCallInfo()
|
| H A D | X86RegisterInfo.cpp | 68 StackPtr = Use64BitReg ? X86::RSP : X86::ESP; in X86RegisterInfo() 73 StackPtr = X86::ESP; in X86RegisterInfo() 837 if (BasePtr == StackPtr) in eliminateFrameIndex() 916 return TFI->hasFP(MF) ? FramePtr : StackPtr; in getFrameRegister()
|
| H A D | X86FrameLowering.h | 50 unsigned StackPtr; variable
|
| /llvm-project-15.0.7/clang/tools/driver/ |
| H A D | cc1_main.cpp | 87 unsigned long StackPtr, EnvEnd; in getCurrentStackAllocation() local 100 &StackPtr, &EnvEnd) == 2) { in getCurrentStackAllocation() 104 Usage = StackPtr < EnvEnd ? EnvEnd - StackPtr : StackPtr - EnvEnd; in getCurrentStackAllocation()
|
| /llvm-project-15.0.7/compiler-rt/lib/fuzzer/ |
| H A D | FuzzerUtilFuchsia.cpp | 297 uintptr_t StackPtr = in CrashHandler() local 300 __unsanitized_memcpy(reinterpret_cast<void *>(StackPtr), &GeneralRegisters, in CrashHandler() 302 GeneralRegisters.rsp = StackPtr; in CrashHandler() 306 uintptr_t StackPtr = in CrashHandler() local 308 __unsanitized_memcpy(reinterpret_cast<void *>(StackPtr), &GeneralRegisters, in CrashHandler() 310 GeneralRegisters.sp = StackPtr; in CrashHandler()
|
| /llvm-project-15.0.7/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeTypesGeneric.cpp | 165 SDValue StackPtr = DAG.CreateStackTemporary(InVT.getStoreSize(), Align); in ExpandRes_BITCAST() local 166 int SPFI = cast<FrameIndexSDNode>(StackPtr.getNode())->getIndex(); in ExpandRes_BITCAST() 171 SDValue Store = DAG.getStore(DAG.getEntryNode(), dl, InOp, StackPtr, PtrInfo); in ExpandRes_BITCAST() 174 Lo = DAG.getLoad(NOutVT, dl, Store, StackPtr, PtrInfo, NOutAlign); in ExpandRes_BITCAST() 178 StackPtr = in ExpandRes_BITCAST() 179 DAG.getMemBasePlusOffset(StackPtr, TypeSize::Fixed(IncrementSize), dl); in ExpandRes_BITCAST() 182 Hi = DAG.getLoad(NOutVT, dl, Store, StackPtr, in ExpandRes_BITCAST()
|
| H A D | LegalizeDAG.cpp | 375 SDValue StackPtr = DAG.CreateStackTemporary(VT); in PerformInsertVectorEltInMemory() local 381 DAG.getEntryNode(), dl, Tmp1, StackPtr, in PerformInsertVectorEltInMemory() 1370 SDValue StackPtr, Ch; in ExpandExtractFromVectorThroughStack() local 1391 StackPtr = ST->getBasePtr(); in ExpandExtractFromVectorThroughStack() 1401 StackPtr = DAG.CreateStackTemporary(VecVT); in ExpandExtractFromVectorThroughStack() 1413 StackPtr = TLI.getVectorSubVecPointer(DAG, StackPtr, VecVT, in ExpandExtractFromVectorThroughStack() 1418 StackPtr = TLI.getVectorElementPointer(DAG, StackPtr, VecVT, Idx); in ExpandExtractFromVectorThroughStack() 1448 SDValue StackPtr = DAG.CreateStackTemporary(VecVT); in ExpandInsertToVectorThroughStack() local 1550 State.FloatPtr = StackPtr; in getSignAsIntValue() 1560 IntPtr = StackPtr; in getSignAsIntValue() [all …]
|
| H A D | LegalizeTypes.cpp | 905 SDValue StackPtr = in CreateStackStoreLoad() local 908 SDValue Store = DAG.getStore(DAG.getEntryNode(), dl, Op, StackPtr, in CreateStackStoreLoad() 911 return DAG.getLoad(DestVT, dl, Store, StackPtr, MachinePointerInfo(), Align); in CreateStackStoreLoad()
|
| H A D | LegalizeVectorTypes.cpp | 1408 SDValue StackPtr = in SplitVecRes_INSERT_SUBVECTOR() local 1419 TLI.getVectorSubVecPointer(DAG, StackPtr, VecVT, SubVecVT, Idx); in SplitVecRes_INSERT_SUBVECTOR() 1424 Lo = DAG.getLoad(Lo.getValueType(), dl, Store, StackPtr, PtrInfo, in SplitVecRes_INSERT_SUBVECTOR() 1430 IncrementPointer(Load, LoVT, MPI, StackPtr); in SplitVecRes_INSERT_SUBVECTOR() 1723 SDValue StackPtr = in SplitVecRes_INSERT_VECTOR_ELT() local 1749 IncrementPointer(Load, LoVT, MPI, StackPtr); in SplitVecRes_INSERT_VECTOR_ELT() 1751 Hi = DAG.getLoad(HiVT, dl, Store, StackPtr, MPI, SmallestAlign); in SplitVecRes_INSERT_VECTOR_ELT() 3066 SDValue StackPtr = in SplitVecOp_EXTRACT_VECTOR_ELT() local 3075 StackPtr = TLI.getVectorElementPointer(DAG, StackPtr, VecVT, Idx); in SplitVecOp_EXTRACT_VECTOR_ELT() 3080 SDValue Load = DAG.getLoad(EltVT, dl, Store, StackPtr, in SplitVecOp_EXTRACT_VECTOR_ELT() [all …]
|
| /llvm-project-15.0.7/llvm/lib/Target/ARC/ |
| H A D | ARCISelLowering.cpp | 298 SDValue StackPtr; in LowerCall() local 327 if (!StackPtr.getNode()) in LowerCall() 328 StackPtr = DAG.getCopyFromReg(Chain, dl, ARC::SP, in LowerCall() 333 ISD::ADD, dl, getPointerTy(DAG.getDataLayout()), StackPtr, SOffset); in LowerCall() 438 SDValue StackPtr = DAG.getRegister(ARC::SP, MVT::i32); in lowerCallResult() local 439 SDValue SpLoc = DAG.getNode(ISD::ADD, dl, MVT::i32, StackPtr, in lowerCallResult()
|
| H A D | ARCFrameLowering.cpp | 47 int Amount, int StackPtr) { in generateStackAdjustment() argument 72 BuildMI(MBB, MBBI, dl, TII.get(AdjOp), StackPtr) in generateStackAdjustment() 73 .addReg(StackPtr) in generateStackAdjustment()
|
| /llvm-project-15.0.7/llvm/lib/DebugInfo/CodeView/ |
| H A D | SymbolRecordMapping.cpp | 503 case EncodedFramePtrReg::StackPtr: return RegisterId::VFRAME; in decodeFramePtrReg() 511 case EncodedFramePtrReg::StackPtr: return RegisterId::RSP; in decodeFramePtrReg() 535 return EncodedFramePtrReg::StackPtr; in encodeFramePtrReg() 547 return EncodedFramePtrReg::StackPtr; in encodeFramePtrReg()
|
| /llvm-project-15.0.7/llvm/lib/CodeGen/ |
| H A D | SjLjEHPrepare.cpp | 410 Value *StackPtr = Builder.CreateConstGEP2_32(doubleUnderJBufTy, JBufPtr, 0, 2, in setupEntryBlockAndCallSites() local 414 Builder.CreateStore(Val, StackPtr, /*isVolatile=*/true); in setupEntryBlockAndCallSites() 469 new StoreInst(StackAddr, StackPtr, true, StackAddr->getNextNode()); in setupEntryBlockAndCallSites()
|
| /llvm-project-15.0.7/llvm/lib/Target/ARM/ |
| H A D | README.txt | 330 int foo(int StackPtr, unsigned char *Line, unsigned char *Stack, int LineLen) { 333 if (StackPtr != 0) { 334 while (StackPtr != 0 && i < (((LineLen) < (32768))? (LineLen) : (32768))) 335 Line[i++] = Stack[--StackPtr]; 338 while (StackPtr != 0 && i < LineLen) 341 --StackPtr; 345 return StackPtr;
|
| /llvm-project-15.0.7/llvm/lib/Target/CSKY/ |
| H A D | CSKYISelLowering.cpp | 561 SDValue StackPtr; in LowerCall() local 582 if (!StackPtr.getNode()) in LowerCall() 583 StackPtr = DAG.getCopyFromReg(Chain, DL, CSKY::R14, PtrVT); in LowerCall() 586 DAG.getStore(Chain, DL, Hi, StackPtr, MachinePointerInfo())); in LowerCall() 611 if (!StackPtr.getNode()) in LowerCall() 612 StackPtr = DAG.getCopyFromReg(Chain, DL, CSKY::R14, PtrVT); in LowerCall() 614 DAG.getNode(ISD::ADD, DL, PtrVT, StackPtr, in LowerCall()
|
| /llvm-project-15.0.7/llvm/lib/Target/Sparc/ |
| H A D | SparcISelLowering.cpp | 904 SDValue StackPtr = DAG.getRegister(SP::O6, MVT::i32); in LowerCall_32() local 906 PtrOff = DAG.getNode(ISD::ADD, dl, MVT::i32, StackPtr, PtrOff); in LowerCall_32() 924 SDValue StackPtr = DAG.getRegister(SP::O6, MVT::i32); in LowerCall_32() local 958 SDValue StackPtr = DAG.getRegister(SP::O6, MVT::i32); in LowerCall_32() local 967 SDValue StackPtr = DAG.getRegister(SP::O6, MVT::i32); in LowerCall_32() local 969 PtrOff = DAG.getNode(ISD::ADD, dl, MVT::i32, StackPtr, PtrOff); in LowerCall_32() 996 SDValue StackPtr = DAG.getRegister(SP::O6, MVT::i32); in LowerCall_32() local 999 PtrOff = DAG.getNode(ISD::ADD, dl, MVT::i32, StackPtr, PtrOff); in LowerCall_32() 1264 SDValue StackPtr = DAG.getRegister(SP::O6, PtrVT); in LowerCall_64() local 1309 SDValue StackPtr = DAG.getRegister(SP::O6, PtrVT); in LowerCall_64() local [all …]
|
| /llvm-project-15.0.7/llvm/lib/Target/Mips/ |
| H A D | MipsISelLowering.h | 582 SmallVectorImpl<SDValue> &MemOpChains, SDValue StackPtr, 601 SDValue passArgOnStack(SDValue StackPtr, unsigned Offset, SDValue Chain,
|