Home
last modified time | relevance | path

Searched refs:STEP_VECTOR (Results 1 – 11 of 11) sorted by relevance

/llvm-project-15.0.7/llvm/include/llvm/CodeGen/
H A DISDOpcodes.h632 STEP_VECTOR, enumerator
/llvm-project-15.0.7/llvm/unittests/CodeGen/
H A DAArch64SelectionDAGTest.cpp590 SDValue Op = DAG->getNode(ISD::STEP_VECTOR, Loc, VecVT, Zero); in TEST_F()
/llvm-project-15.0.7/llvm/lib/CodeGen/SelectionDAG/
H A DSelectionDAGDumper.cpp301 case ISD::STEP_VECTOR: return "step_vector"; in getOperationName()
H A DLegalizeVectorOps.cpp1292 (!TLI.isOperationLegalOrCustom(ISD::STEP_VECTOR, EVLVecVT) || in ExpandVP_MERGE()
H A DLegalizeVectorTypes.cpp968 case ISD::STEP_VECTOR: in SplitVectorResult()
1770 Lo = DAG.getNode(ISD::STEP_VECTOR, dl, LoVT, Step); in SplitVecRes_STEP_VECTOR()
1780 Hi = DAG.getNode(ISD::STEP_VECTOR, dl, HiVT, Step); in SplitVecRes_STEP_VECTOR()
3664 case ISD::STEP_VECTOR: in WidenVectorResult()
H A DSelectionDAG.cpp1861 ISD::STEP_VECTOR, DL, ResVT, in getStepVector()
5046 case ISD::STEP_VECTOR: { in getNode()
5160 case ISD::STEP_VECTOR: in getNode()
5661 Ops[0].getOpcode() == ISD::STEP_VECTOR) { in FoldConstantArithmetic()
5895 N2.getOpcode() == ISD::STEP_VECTOR) in canonicalizeCommutativeBinop()
H A DDAGCombiner.cpp2681 if (N0.getOpcode() == ISD::STEP_VECTOR && in visitADD()
2682 N1.getOpcode() == ISD::STEP_VECTOR) { in visitADD()
2691 (N0.getOperand(1).getOpcode() == ISD::STEP_VECTOR) && in visitADD()
2692 (N1.getOpcode() == ISD::STEP_VECTOR)) { in visitADD()
3725 if (N1.getOpcode() == ISD::STEP_VECTOR && N1.hasOneUse()) { in visitSUB()
4120 if (N0.getOpcode() == ISD::STEP_VECTOR) in visitMUL()
9124 if (N0.getOpcode() == ISD::STEP_VECTOR) in visitSHL()
H A DLegalizeIntegerTypes.cpp127 case ISD::STEP_VECTOR: Res = PromoteIntRes_STEP_VECTOR(N); break; in PromoteIntegerResult()
/llvm-project-15.0.7/llvm/include/llvm/Target/
H A DTargetSelectionDAG.td689 def step_vector : SDNode<"ISD::STEP_VECTOR", SDTypeProfile<1, 1,
/llvm-project-15.0.7/llvm/lib/Target/AArch64/
H A DAArch64ISelLowering.cpp901 ISD::VECREDUCE_ADD, ISD::STEP_VECTOR}); in AArch64TargetLowering()
17715 if (Index.getOpcode() == ISD::STEP_VECTOR) in findMoreOptimalIndexType()
17721 Index.getOperand(0).getOpcode() == ISD::STEP_VECTOR) { in findMoreOptimalIndexType()
17751 Index = DAG.getNode(ISD::STEP_VECTOR, SDLoc(N), NewIndexVT, in findMoreOptimalIndexType()
/llvm-project-15.0.7/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.cpp609 setOperationAction({ISD::STEP_VECTOR, ISD::VECTOR_REVERSE}, VT, Custom); in RISCVTargetLowering()
3460 case ISD::STEP_VECTOR: in LowerOperation()