Searched refs:SETCC_INVALID (Results 1 – 11 of 11) sorted by relevance
| /llvm-project-15.0.7/llvm/lib/Target/MSP430/ |
| H A D | MSP430ISelLowering.cpp | 213 { RTLIB::ADD_F64, "__mspabi_addd", ISD::SETCC_INVALID }, in MSP430TargetLowering() 214 { RTLIB::ADD_F32, "__mspabi_addf", ISD::SETCC_INVALID }, in MSP430TargetLowering() 215 { RTLIB::DIV_F64, "__mspabi_divd", ISD::SETCC_INVALID }, in MSP430TargetLowering() 216 { RTLIB::DIV_F32, "__mspabi_divf", ISD::SETCC_INVALID }, in MSP430TargetLowering() 217 { RTLIB::MUL_F64, "__mspabi_mpyd", ISD::SETCC_INVALID }, in MSP430TargetLowering() 218 { RTLIB::MUL_F32, "__mspabi_mpyf", ISD::SETCC_INVALID }, in MSP430TargetLowering() 219 { RTLIB::SUB_F64, "__mspabi_subd", ISD::SETCC_INVALID }, in MSP430TargetLowering() 220 { RTLIB::SUB_F32, "__mspabi_subf", ISD::SETCC_INVALID }, in MSP430TargetLowering() 226 { RTLIB::SDIV_I16, "__mspabi_divi", ISD::SETCC_INVALID }, in MSP430TargetLowering() 229 { RTLIB::UDIV_I16, "__mspabi_divu", ISD::SETCC_INVALID }, in MSP430TargetLowering() [all …]
|
| /llvm-project-15.0.7/llvm/include/llvm/CodeGen/ |
| H A D | ISDOpcodes.h | 1452 SETCC_INVALID // Marker value. enumerator
|
| H A D | SelectionDAG.h | 1088 assert(Cond != ISD::SETCC_INVALID && 1102 assert(Cond != ISD::SETCC_INVALID &&
|
| H A D | TargetLowering.h | 3253 uint32_t CondCodeActions[ISD::SETCC_INVALID][(MVT::VALUETYPE_SIZE + 7) / 8];
|
| /llvm-project-15.0.7/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.cpp | 510 { RTLIB::ADD_F32, "__addsf3vfp", ISD::SETCC_INVALID }, in ARMTargetLowering() 511 { RTLIB::SUB_F32, "__subsf3vfp", ISD::SETCC_INVALID }, in ARMTargetLowering() 512 { RTLIB::MUL_F32, "__mulsf3vfp", ISD::SETCC_INVALID }, in ARMTargetLowering() 513 { RTLIB::DIV_F32, "__divsf3vfp", ISD::SETCC_INVALID }, in ARMTargetLowering() 516 { RTLIB::ADD_F64, "__adddf3vfp", ISD::SETCC_INVALID }, in ARMTargetLowering() 517 { RTLIB::SUB_F64, "__subdf3vfp", ISD::SETCC_INVALID }, in ARMTargetLowering() 518 { RTLIB::MUL_F64, "__muldf3vfp", ISD::SETCC_INVALID }, in ARMTargetLowering() 519 { RTLIB::DIV_F64, "__divdf3vfp", ISD::SETCC_INVALID }, in ARMTargetLowering() 564 if (LC.Cond != ISD::SETCC_INVALID) in ARMTargetLowering() 672 if (LC.Cond != ISD::SETCC_INVALID) in ARMTargetLowering() [all …]
|
| /llvm-project-15.0.7/llvm/lib/CodeGen/ |
| H A D | TargetLoweringBase.cpp | 669 std::fill(CCs, CCs + RTLIB::UNKNOWN_LIBCALL, ISD::SETCC_INVALID); in InitCmpLibcallCCs()
|
| /llvm-project-15.0.7/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | TargetLowering.cpp | 4858 ISD::CondCode NewCond = ISD::SETCC_INVALID; in SimplifySetCC() 4866 if (NewCond != ISD::SETCC_INVALID && in SimplifySetCC() 9745 ISD::CondCode CC1 = ISD::SETCC_INVALID, CC2 = ISD::SETCC_INVALID; in LegalizeSetCCCondCode()
|
| H A D | SelectionDAG.cpp | 547 return ISD::SETCC_INVALID; in getSetCCOrOperation() 568 return ISD::SETCC_INVALID; in getSetCCAndOperation()
|
| H A D | DAGCombiner.cpp | 5540 if (NewCC != ISD::SETCC_INVALID && in foldLogicOfSetCCs()
|
| /llvm-project-15.0.7/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUISelLowering.cpp | 1363 case ISD::SETCC_INVALID: in combineFMinMaxLegacy()
|
| /llvm-project-15.0.7/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 44884 default: NewCC = ISD::SETCC_INVALID; break; in combineSelect() 44886 if (NewCC != ISD::SETCC_INVALID) { in combineSelect()
|