Home
last modified time | relevance | path

Searched refs:OffsetReg (Results 1 – 23 of 23) sorted by relevance

/llvm-project-15.0.7/llvm/lib/Target/WebAssembly/
H A DWebAssemblyFrameLowering.cpp296 Register OffsetReg = MRI.createVirtualRegister(PtrRC); in emitPrologue() local
297 BuildMI(MBB, InsertPt, DL, TII->get(getOpcConst(MF)), OffsetReg) in emitPrologue()
301 .addReg(OffsetReg); in emitPrologue()
348 Register OffsetReg = MRI.createVirtualRegister(PtrRC); in emitEpilogue() local
349 BuildMI(MBB, InsertPt, DL, TII->get(getOpcConst(MF)), OffsetReg) in emitEpilogue()
357 .addReg(OffsetReg); in emitEpilogue()
/llvm-project-15.0.7/llvm/lib/Target/AMDGPU/
H A DR600InstrInfo.h50 unsigned OffsetReg,
56 unsigned OffsetReg,
246 unsigned OffsetReg) const;
254 unsigned OffsetReg) const;
H A DR600InstrInfo.cpp1014 Register OffsetReg = MI.getOperand(OffsetOpIdx).getReg(); in expandPostRAPseudo() local
1015 if (OffsetReg == R600::INDIRECT_BASE_ADDR) { in expandPostRAPseudo()
1020 OffsetReg); in expandPostRAPseudo()
1028 Register OffsetReg = MI.getOperand(OffsetOpIdx).getReg(); in expandPostRAPseudo() local
1029 if (OffsetReg == R600::INDIRECT_BASE_ADDR) { in expandPostRAPseudo()
1035 OffsetReg); in expandPostRAPseudo()
1090 unsigned OffsetReg) const { in buildIndirectWrite()
1097 unsigned OffsetReg, in buildIndirectWrite() argument
1122 unsigned OffsetReg) const { in buildIndirectRead()
1129 unsigned OffsetReg, in buildIndirectRead() argument
[all …]
H A DAMDGPUCallLowering.cpp211 auto OffsetReg = MIRBuilder.buildConstant(S32, Offset); in getStackAddress() local
213 auto AddrReg = MIRBuilder.buildPtrAdd(PtrTy, SPReg, OffsetReg); in getStackAddress()
392 auto OffsetReg = B.buildConstant(LLT::scalar(64), Offset); in lowerParameterPtr() local
394 B.buildPtrAdd(DstReg, KernArgSegmentVReg, OffsetReg); in lowerParameterPtr()
H A DSIRegisterInfo.cpp831 Register OffsetReg = MRI.createVirtualRegister(&AMDGPU::SReg_32_XM0RegClass); in materializeFrameBaseRegister() local
837 BuildMI(*MBB, Ins, DL, TII->get(AMDGPU::S_MOV_B32), OffsetReg) in materializeFrameBaseRegister()
844 .addReg(OffsetReg, RegState::Kill) in materializeFrameBaseRegister()
850 .addReg(OffsetReg, RegState::Kill) in materializeFrameBaseRegister()
H A DAMDGPUInstructionSelector.cpp790 Register OffsetReg = MI.getOperand(2).getReg(); in selectG_SBFX_UBFX() local
805 .addReg(OffsetReg) in selectG_SBFX_UBFX()
3861 if (Register OffsetReg = in selectSmrdOffset() local
3864 *SOffset = OffsetReg; in selectSmrdOffset()
3894 if (Register OffsetReg = matchZeroExtendFromS32(*MRI, GEPI.SgprParts[1])) { in selectSmrdOffset() local
3896 *SOffset = OffsetReg; in selectSmrdOffset()
H A DAMDGPURegisterBankInfo.cpp1466 Register OffsetReg = MI.getOperand(FirstOpnd + 1).getReg(); in applyMappingBFE() local
1482 auto ShiftOffset = Signed ? B.buildAShr(S64, SrcReg, OffsetReg) in applyMappingBFE()
1483 : B.buildLShr(S64, SrcReg, OffsetReg); in applyMappingBFE()
1535 auto ClampOffset = B.buildAnd(S32, OffsetReg, OffsetMask); in applyMappingBFE()
/llvm-project-15.0.7/llvm/lib/Target/Lanai/AsmParser/
H A DLanaiAsmParser.cpp132 unsigned OffsetReg; member
178 return Mem.OffsetReg; in getMemOffsetReg()
618 Op->Mem.OffsetReg = 0; in MorphToMemImm()
626 unsigned OffsetReg = Op->getReg(); in MorphToMemRegReg() local
630 Op->Mem.OffsetReg = OffsetReg; in MorphToMemRegReg()
642 Op->Mem.OffsetReg = 0; in MorphToMemRegImm()
/llvm-project-15.0.7/llvm/lib/Target/M68k/GISel/
H A DM68kCallLowering.cpp62 auto OffsetReg = MIRBuilder.buildConstant(SType, Offset); in getStackAddress() local
63 auto AddrReg = MIRBuilder.buildPtrAdd(p0, SPReg, OffsetReg); in getStackAddress()
/llvm-project-15.0.7/llvm/lib/Target/X86/
H A DX86CallLowering.cpp99 auto OffsetReg = MIRBuilder.buildConstant(SType, Offset); in getStackAddress() local
101 auto AddrReg = MIRBuilder.buildPtrAdd(p0, SPReg, OffsetReg); in getStackAddress()
H A DX86ISelLowering.cpp34381 unsigned OffsetReg = 0; in EmitVAARGWithCustomInserter() local
34435 OffsetReg = MRI.createVirtualRegister(OffsetRegClass); in EmitVAARGWithCustomInserter()
34436 BuildMI(thisMBB, DL, TII->get(X86::MOV32rm), OffsetReg) in EmitVAARGWithCustomInserter()
34446 .addReg(OffsetReg) in EmitVAARGWithCustomInserter()
34457 assert(OffsetReg != 0); in EmitVAARGWithCustomInserter()
34477 .addReg(OffsetReg) in EmitVAARGWithCustomInserter()
34487 .addReg(OffsetReg) in EmitVAARGWithCustomInserter()
34494 .addReg(OffsetReg) in EmitVAARGWithCustomInserter()
/llvm-project-15.0.7/llvm/lib/Target/ARM/
H A DThumb2SizeReduction.cpp568 unsigned OffsetReg = 0; in ReduceLoadStore() local
572 OffsetReg = MI->getOperand(2).getReg(); in ReduceLoadStore()
607 assert((!HasShift || OffsetReg) && "Invalid so_reg load / store address!"); in ReduceLoadStore()
610 MIB.addReg(OffsetReg, getKillRegState(OffsetKill) | in ReduceLoadStore()
H A DARMCallLowering.cpp104 auto OffsetReg = MIRBuilder.buildConstant(s32, Offset); in getStackAddress() local
106 auto AddrReg = MIRBuilder.buildPtrAdd(p0, SPReg, OffsetReg); in getStackAddress()
H A DThumb2InstrInfo.cpp623 Register OffsetReg = MI.getOperand(FrameRegIdx + 1).getReg(); in rewriteT2FrameIndex() local
624 if (OffsetReg != 0) { in rewriteT2FrameIndex()
/llvm-project-15.0.7/llvm/lib/Target/Sparc/AsmParser/
H A DSparcAsmParser.cpp256 unsigned OffsetReg; member
348 return Mem.OffsetReg; in getMemOffsetReg()
542 Op->Mem.OffsetReg = offsetReg; in MorphToMEMrr()
551 Op->Mem.OffsetReg = Sparc::G0; // always 0 in CreateMEMr()
563 Op->Mem.OffsetReg = 0; in MorphToMEMri()
/llvm-project-15.0.7/llvm/lib/Target/Mips/
H A DMipsCallLowering.cpp238 auto OffsetReg = MIRBuilder.buildConstant(s32, Offset); in getStackAddress() local
239 auto AddrReg = MIRBuilder.buildPtrAdd(p0, SPReg, OffsetReg); in getStackAddress()
H A DMipsSEInstrInfo.cpp895 Register OffsetReg = I->getOperand(0).getReg(); in expandEhReturn() local
909 BuildMI(MBB, I, I->getDebugLoc(), get(ADDU), SP).addReg(SP).addReg(OffsetReg); in expandEhReturn()
H A DMipsISelLowering.cpp2559 unsigned OffsetReg = ABI.IsN64() ? Mips::V1_64 : Mips::V1; in lowerEH_RETURN() local
2561 Chain = DAG.getCopyToReg(Chain, DL, OffsetReg, Offset, SDValue()); in lowerEH_RETURN()
2564 DAG.getRegister(OffsetReg, Ty), in lowerEH_RETURN()
/llvm-project-15.0.7/llvm/lib/Target/Hexagon/
H A DHexagonOptAddrMode.cpp168 Register OffsetReg = MI.getOperand(2).getReg(); in canRemoveAddasl() local
173 if (OffsetReg == RR.Reg) { in canRemoveAddasl()
H A DHexagonISelLowering.cpp3163 unsigned OffsetReg = Hexagon::R28; in LowerEH_RETURN() local
3169 Chain = DAG.getCopyToReg(Chain, dl, OffsetReg, Offset); in LowerEH_RETURN()
/llvm-project-15.0.7/llvm/lib/Target/AArch64/GISel/
H A DAArch64CallLowering.cpp266 auto OffsetReg = MIRBuilder.buildConstant(s64, Offset); in getStackAddress() local
268 auto AddrReg = MIRBuilder.buildPtrAdd(p0, SPReg, OffsetReg); in getStackAddress()
H A DAArch64InstructionSelector.cpp6071 Register OffsetReg = OffsetInst->getOperand(1).getReg(); in selectExtendedSHL() local
6081 std::swap(OffsetReg, ConstantReg); in selectExtendedSHL()
6114 MachineInstr *ExtInst = getDefIgnoringCopies(OffsetReg, MRI); in selectExtendedSHL()
6123 OffsetReg = ExtInst->getOperand(1).getReg(); in selectExtendedSHL()
6128 OffsetReg = moveScalarRegClass(OffsetReg, AArch64::GPR32RegClass, MIB); in selectExtendedSHL()
6134 [=](MachineInstrBuilder &MIB) { MIB.addUse(OffsetReg); }, in selectExtendedSHL()
/llvm-project-15.0.7/llvm/lib/Target/AArch64/
H A DAArch64FastISel.cpp95 unsigned OffsetReg = 0; member in __anon08bebcf20111::AArch64FastISel::Address
121 OffsetReg = Reg; in setOffsetReg()
125 return OffsetReg; in getOffsetReg()