Home
last modified time | relevance | path

Searched refs:NumOps (Results 1 – 25 of 104) sorted by relevance

12345

/llvm-project-15.0.7/llvm/include/llvm/IR/
H A DUser.h73 User(Type *ty, unsigned vty, Use *, unsigned NumOps) in User() argument
75 assert(NumOps < (1u << NumUserOperandsBits) && "Too many operands"); in User()
76 NumUserOperands = NumOps; in User()
207 void setGlobalVariableNumOperands(unsigned NumOps) { in setGlobalVariableNumOperands() argument
208 assert(NumOps <= 1 && "GlobalVariable can only have 0 or 1 operands"); in setGlobalVariableNumOperands()
209 NumUserOperands = NumOps; in setGlobalVariableNumOperands()
215 void setNumHungOffUseOperands(unsigned NumOps) { in setNumHungOffUseOperands() argument
217 assert(NumOps < (1u << NumUserOperandsBits) && "Too many operands"); in setNumHungOffUseOperands()
218 NumUserOperands = NumOps; in setNumHungOffUseOperands()
H A DMetadata.h975 return sizeof(MDOperand) * NumOps;
986 getSmallSize(NumOps, isResizable(Storage), isLarge(NumOps))) +
992 static bool isLarge(size_t NumOps) { return NumOps > MaxSmallSize; }
1021 void resizeSmall(size_t NumOps);
1022 void resizeSmallToLarge(size_t NumOps);
1023 void resize(size_t NumOps);
1230 void resize(size_t NumOps) {
1234 getHeader().resize(NumOps);
1387 size_t NumOps = getNumOperands();
1388 resize(NumOps + 1);
[all …]
H A DDerivedUser.h37 DerivedUser(Type *Ty, unsigned VK, Use *U, unsigned NumOps, in DerivedUser() argument
39 : User(Ty, VK, U, NumOps), DeleteValue(DeleteValue) {} in DerivedUser()
H A DConstant.h43 Constant(Type *ty, ValueTy vty, Use *Ops, unsigned NumOps) in Constant() argument
44 : User(ty, vty, Ops, NumOps) {} in Constant()
H A DGlobalObject.h43 GlobalObject(Type *Ty, ValueTy VTy, Use *Ops, unsigned NumOps,
46 : GlobalValue(Ty, VTy, Ops, NumOps, Linkage, Name, AddressSpace) { in GlobalValue() argument
H A DInlineAsm.h288 static unsigned getFlagWord(unsigned Kind, unsigned NumOps) { in getFlagWord() argument
289 assert(((NumOps << 3) & ~0xffff) == 0 && "Too many inline asm operands!"); in getFlagWord()
291 return Kind | (NumOps << 3); in getFlagWord()
/llvm-project-15.0.7/llvm/lib/Target/Mips/MCTargetDesc/
H A DMipsMCTargetDesc.cpp143 unsigned NumOps = Inst.getNumOperands(); in evaluateBranch() local
144 if (NumOps == 0) in evaluateBranch()
146 switch (Info->get(Inst.getOpcode()).OpInfo[NumOps - 1].OperandType) { in evaluateBranch()
152 Target = Region + Inst.getOperand(NumOps - 1).getImm(); in evaluateBranch()
157 Target = Addr + Inst.getOperand(NumOps - 1).getImm(); in evaluateBranch()
/llvm-project-15.0.7/llvm/lib/Target/AMDGPU/
H A DAMDGPURegisterBankInfo.h131 template <unsigned NumOps>
133 int8_t RegBanks[NumOps];
137 template <unsigned NumOps>
140 const std::array<unsigned, NumOps> RegSrcOpIdx,
141 ArrayRef<OpRegBankEntry<NumOps>> Table) const;
/llvm-project-15.0.7/llvm/lib/Target/RISCV/
H A DRISCVMCInstLower.cpp152 unsigned NumOps = MI->getNumExplicitOperands(); in lowerRISCVVMachineInstrToMCInst() local
156 --NumOps; in lowerRISCVVMachineInstrToMCInst()
158 --NumOps; in lowerRISCVVMachineInstrToMCInst()
160 --NumOps; in lowerRISCVVMachineInstrToMCInst()
163 for (unsigned OpNo = 0; OpNo != NumOps; ++OpNo) { in lowerRISCVVMachineInstrToMCInst()
/llvm-project-15.0.7/llvm/lib/IR/
H A DMetadata.cpp570 IsLarge = isLarge(NumOps); in Header()
576 getLarge().resize(NumOps); in Header()
579 SmallNumOps = NumOps; in Header()
602 void MDNode::Header::resize(size_t NumOps) { in resize() argument
604 if (operands().size() == NumOps) in resize()
608 getLarge().resize(NumOps); in resize()
609 else if (NumOps <= SmallSize) in resize()
610 resizeSmall(NumOps); in resize()
612 resizeSmallToLarge(NumOps); in resize()
628 SmallNumOps = NumOps; in resizeSmall()
[all …]
/llvm-project-15.0.7/llvm/lib/Target/SPIRV/MCTargetDesc/
H A DSPIRVInstPrinter.cpp38 const unsigned NumOps = MI->getNumOperands(); in printRemainingVariableOps() local
39 for (unsigned i = StartIndex; i < NumOps; ++i) { in printRemainingVariableOps()
149 const unsigned NumOps = MI->getNumOperands(); in printInst() local
150 for (unsigned i = NumFixedOps; i < NumOps; ++i) { in printInst()
155 assert(i + 1 < NumOps && "Missing alignment operand"); in printInst()
183 const auto NumOps = MI->getNumOperands(); in printOpExtInst() local
184 if (NumOps == NumFixedOps) in printOpExtInst()
268 const unsigned NumOps = MI->getNumOperands(); in printStringImm() local
270 while (StrStartIndex < NumOps) { in printStringImm()
H A DSPIRVMCCodeEmitter.cpp91 unsigned NumOps = MI.getNumOperands(); in emitTypedInstrOperands() local
94 for (unsigned i = 2; i < NumOps; ++i) in emitTypedInstrOperands()
/llvm-project-15.0.7/llvm/lib/Transforms/Utils/
H A DAMDGPUEmitPrintf.cpp212 auto NumOps = Args.size(); in emitAMDGPUPrintfCall() local
213 assert(NumOps >= 1); in emitAMDGPUPrintfCall()
220 Desc = appendString(Builder, Desc, Fmt, NumOps == 1); in emitAMDGPUPrintfCall()
225 for (unsigned int i = 1; i != NumOps; ++i) { in emitAMDGPUPrintfCall()
226 bool IsLast = i == NumOps - 1; in emitAMDGPUPrintfCall()
/llvm-project-15.0.7/llvm/lib/CodeGen/
H A DMachineRegisterInfo.cpp229 unsigned NumOps = MI->getNumOperands(); in verifyUseList() local
230 if (!(MO >= MO0 && MO < MO0+NumOps)) { in verifyUseList()
333 unsigned NumOps) { in moveOperands() argument
334 assert(Src != Dst && NumOps && "Noop moveOperands"); in moveOperands()
338 if (Dst >= Src && Dst < Src + NumOps) { in moveOperands()
340 Dst += NumOps - 1; in moveOperands()
341 Src += NumOps - 1; in moveOperands()
370 } while (--NumOps); in moveOperands()
H A DCallingConvLower.cpp125 unsigned NumOps = Outs.size(); in AnalyzeCallOperands() local
126 for (unsigned i = 0; i != NumOps; ++i) { in AnalyzeCallOperands()
143 unsigned NumOps = ArgVTs.size(); in AnalyzeCallOperands() local
144 for (unsigned i = 0; i != NumOps; ++i) { in AnalyzeCallOperands()
/llvm-project-15.0.7/llvm/lib/Target/Sparc/
H A DSparcISelDAGToDAG.cpp160 unsigned NumOps = N->getNumOperands(); in tryInlineAsm() local
171 SDValue Glue = N->getGluedNode() ? N->getOperand(NumOps - 1) : SDValue(); in tryInlineAsm()
175 for(unsigned i = 0, e = N->getGluedNode() ? NumOps - 1 : NumOps; i < e; ++i) { in tryInlineAsm()
220 assert((i+2 < NumOps) && "Invalid number of operands in inline asm"); in tryInlineAsm()
/llvm-project-15.0.7/llvm/lib/Target/LoongArch/MCTargetDesc/
H A DLoongArchMCTargetDesc.cpp88 unsigned NumOps = Inst.getNumOperands(); in evaluateBranch() local
90 Target = Addr + Inst.getOperand(NumOps - 1).getImm(); in evaluateBranch()
/llvm-project-15.0.7/llvm/lib/Target/ARM/
H A DThumb2SizeReduction.cpp818 unsigned NumOps = MCID.getNumOperands(); in ReduceTo2Addr() local
819 HasCC = (MI->getOperand(NumOps-1).getReg() == ARM::CPSR); in ReduceTo2Addr()
820 if (HasCC && MI->getOperand(NumOps-1).isDead()) in ReduceTo2Addr()
840 unsigned NumOps = MCID.getNumOperands(); in ReduceTo2Addr() local
842 if (i < NumOps && MCID.OpInfo[i].isOptionalDef()) in ReduceTo2Addr()
910 unsigned NumOps = MCID.getNumOperands(); in ReduceToNarrow() local
911 HasCC = (MI->getOperand(NumOps-1).getReg() == ARM::CPSR); in ReduceToNarrow()
912 if (HasCC && MI->getOperand(NumOps-1).isDead()) in ReduceToNarrow()
947 unsigned NumOps = MCID.getNumOperands(); in ReduceToNarrow() local
949 if (i < NumOps && MCID.OpInfo[i].isOptionalDef()) in ReduceToNarrow()
[all …]
/llvm-project-15.0.7/llvm/lib/Target/CSKY/
H A DCSKYISelDAGToDAG.cpp117 unsigned NumOps = N->getNumOperands(); in selectInlineAsm() local
126 N->getGluedNode() ? N->getOperand(NumOps - 1) : SDValue(nullptr, 0); in selectInlineAsm()
130 for (unsigned i = 0, e = N->getGluedNode() ? NumOps - 1 : NumOps; i < e; in selectInlineAsm()
186 assert((i + 2 < NumOps) && "Invalid number of operands in inline asm"); in selectInlineAsm()
/llvm-project-15.0.7/llvm/lib/Target/PowerPC/MCTargetDesc/
H A DPPCMCTargetDesc.cpp382 unsigned NumOps = Inst.getNumOperands(); in evaluateBranch() local
383 if (NumOps == 0 || in evaluateBranch()
384 Info->get(Inst.getOpcode()).OpInfo[NumOps - 1].OperandType != in evaluateBranch()
387 Target = Addr + Inst.getOperand(NumOps - 1).getImm() * Size; in evaluateBranch()
/llvm-project-15.0.7/llvm/lib/CodeGen/SelectionDAG/
H A DScheduleDAGFast.cpp493 unsigned NumOps = Node->getNumOperands(); in DelayForLiveRegsBottomUp() local
494 if (Node->getOperand(NumOps-1).getValueType() == MVT::Glue) in DelayForLiveRegsBottomUp()
495 --NumOps; // Ignore the glue operand. in DelayForLiveRegsBottomUp()
497 for (unsigned i = InlineAsm::Op_FirstOperand; i != NumOps;) { in DelayForLiveRegsBottomUp()
690 unsigned NumOps = N->getNumOperands(); in ScheduleNode() local
691 if (unsigned NumLeft = NumOps) { in ScheduleNode()
697 if (NumLeft == NumOps && Op.getValueType() == MVT::Glue) { in ScheduleNode()
/llvm-project-15.0.7/llvm/lib/Target/X86/MCTargetDesc/
H A DX86MCCodeEmitter.cpp798 unsigned NumOps = Desc.getNumOperands(); in emitVEXOpcodePrefix() local
959 unsigned RcOperand = NumOps - 1; in emitVEXOpcodePrefix()
1133 unsigned NumOps = MI.getNumOperands(); in emitREXPrefix() local
1137 for (unsigned i = CurOp; i != NumOps; ++i) { in emitREXPrefix()
1333 unsigned NumOps = Desc.getNumOperands(); in encodeInstruction() local
1373 OpcodeOffset = MI.getOperand(NumOps - 1).getImm(); in encodeInstruction()
1375 --NumOps; // Drop the operand from the end. in encodeInstruction()
1466 --NumOps; in encodeInstruction()
1715 if (CurOp != NumOps) { in encodeInstruction()
1726 while (CurOp != NumOps && NumOps - CurOp <= 2) { in encodeInstruction()
[all …]
/llvm-project-15.0.7/llvm/utils/TableGen/
H A DDAGISelMatcherEmitter.cpp484 unsigned NumOps = cast<CheckPredicateMatcher>(N)->getNumOperands(); in EmitMatcher() local
485 OS << "OPC_CheckPredicateWithOperands, " << NumOps << "/*#Ops*/, "; in EmitMatcher()
486 for (unsigned i = 0; i < NumOps; ++i) in EmitMatcher()
488 OperandBytes = 1 + NumOps; in EmitMatcher()
949 unsigned NumOps = P.getNumOperands(); in EmitPredicateFunctions() local
952 ++NumOps; // Get the chained node too. in EmitPredicateFunctions()
957 OS << " Result.resize(NextRes+" << NumOps << ");\n"; in EmitPredicateFunctions()
975 for (unsigned i = 0; i != NumOps; ++i) in EmitPredicateFunctions()
/llvm-project-15.0.7/llvm/lib/Target/Hexagon/
H A DHexagonGenPredicate.cpp372 unsigned NumOps = MI->getNumOperands(); in convertToPredForm() local
373 for (unsigned i = 0; i < NumOps; ++i) { in convertToPredForm()
409 NumOps = 2; in convertToPredForm()
425 for (unsigned i = 1; i < NumOps; ++i) { in convertToPredForm()
/llvm-project-15.0.7/llvm/lib/Target/X86/
H A DX86FloatingPoint.cpp1180 unsigned NumOps = MI.getDesc().getNumOperands(); in handleOneArgFP() local
1181 assert((NumOps == X86::AddrNumOperands + 1 || NumOps == 1) && in handleOneArgFP()
1185 unsigned Reg = getFPReg(MI.getOperand(NumOps - 1)); in handleOneArgFP()
1213 MI.removeOperand(NumOps - 1); // Remove explicit ST(0) operand in handleOneArgFP()
1243 unsigned NumOps = MI.getDesc().getNumOperands(); in handleOneArgFPRW() local
1244 assert(NumOps >= 2 && "FPRW instructions must have 2 ops!!"); in handleOneArgFPRW()
1594 unsigned NumOps = 0; in handleSpecialFP() local
1599 i != e && MI.getOperand(i).isImm(); i += 1 + NumOps) { in handleSpecialFP()
1602 NumOps = InlineAsm::getNumOperandRegisters(Flags); in handleSpecialFP()
1603 if (NumOps != 1) in handleSpecialFP()

12345