Home
last modified time | relevance | path

Searched refs:NeedAlign (Results 1 – 7 of 7) sorted by relevance

/llvm-project-15.0.7/llvm/lib/Target/Hexagon/
H A DHexagonFrameLowering.cpp1942 Align NeedAlign = HRI.getSpillAlign(Hexagon::HvxVRRegClass); in expandStoreVec2() local
1946 auto UseAligned = [&](Align NeedAlign, Align HasAlign) { in expandStoreVec2() argument
1947 return !NeedsAligna && (NeedAlign <= HasAlign); in expandStoreVec2()
1994 Align NeedAlign = HRI.getSpillAlign(Hexagon::HvxVRRegClass); in expandLoadVec2() local
1998 auto UseAligned = [&](Align NeedAlign, Align HasAlign) { in expandLoadVec2() argument
1999 return !NeedsAligna && (NeedAlign <= HasAlign); in expandLoadVec2()
2003 LoadOpc = UseAligned(NeedAlign, HasAlign) ? Hexagon::V6_vL32b_ai in expandLoadVec2()
2038 Align NeedAlign = HRI.getSpillAlign(Hexagon::HvxVRRegClass); in expandStoreVec() local
2040 bool UseAligned = !NeedsAligna && (NeedAlign <= HasAlign); in expandStoreVec()
2068 Align NeedAlign = HRI.getSpillAlign(Hexagon::HvxVRRegClass); in expandLoadVec() local
[all …]
H A DHexagonVectorCombine.cpp151 NeedAlign(HVC.getTypeAlignment(ValTy)) {} in AddrInfo()
159 Align NeedAlign; member
261 OS << "NeedAlign: " << AI.NeedAlign.value() << '\n'; in operator <<()
731 getMaxOf(MoveInfos, [](const AddrInfo &AI) { return AI.NeedAlign; }); in realignGroup()
732 Align MinNeeded = WithMaxNeeded.NeedAlign; in realignGroup()
H A DHexagonISelLowering.cpp1936 Addr != 0 ? Align(1ull << countTrailingZeros(Addr)) : NeedAlign; in validateConstPtrAlignment()
1937 if (HaveAlign >= NeedAlign) in validateConstPtrAlignment()
1958 << ", but the memory access requires " << NeedAlign.value(); in validateConstPtrAlignment()
3001 Align NeedAlign = Subtarget.getTypeAlignment(StoreTy); in LowerStore() local
3002 if (ClaimAlign < NeedAlign) in LowerStore()
3012 unsigned NeedAlign = Subtarget.getTypeAlignment(LoadTy).value(); in LowerUnalignedLoad() local
3014 if (HaveAlign >= NeedAlign) in LowerUnalignedLoad()
3034 if (!DoDefault && (2 * HaveAlign) == NeedAlign) { in LowerUnalignedLoad()
3051 assert(LoadTy.getSizeInBits() == 8*NeedAlign); in LowerUnalignedLoad()
3053 unsigned LoadLen = NeedAlign; in LowerUnalignedLoad()
[all …]
H A DHexagonInstrInfo.cpp1067 auto UseAligned = [&](const MachineInstr &MI, Align NeedAlign) { in expandPostRAPseudo() argument
1070 return all_of(MI.memoperands(), [NeedAlign](const MachineMemOperand *MMO) { in expandPostRAPseudo()
1071 return MMO->getAlign() >= NeedAlign; in expandPostRAPseudo()
1168 Align NeedAlign = HRI.getSpillAlign(Hexagon::HvxVRRegClass); in expandPostRAPseudo() local
1169 unsigned NewOpc = UseAligned(MI, NeedAlign) ? Hexagon::V6_vL32b_ai in expandPostRAPseudo()
1184 Align NeedAlign = HRI.getSpillAlign(Hexagon::HvxVRRegClass); in expandPostRAPseudo() local
1185 unsigned NewOpc = UseAligned(MI, NeedAlign) ? Hexagon::V6_vL32b_ai in expandPostRAPseudo()
1206 Align NeedAlign = HRI.getSpillAlign(Hexagon::HvxVRRegClass); in expandPostRAPseudo() local
1207 unsigned NewOpc = UseAligned(MI, NeedAlign) ? Hexagon::V6_vS32b_ai in expandPostRAPseudo()
1223 Align NeedAlign = HRI.getSpillAlign(Hexagon::HvxVRRegClass); in expandPostRAPseudo() local
[all …]
H A DHexagonISelLowering.h341 bool validateConstPtrAlignment(SDValue Ptr, Align NeedAlign, const SDLoc &dl,
/llvm-project-15.0.7/llvm/lib/CodeGen/
H A DRegisterScavenging.cpp453 Align NeedAlign = TRI->getSpillAlign(RC); in spill() local
466 if (NeedSize > S || NeedAlign > A) in spill()
474 unsigned D = (S - NeedSize) + (A.value() - NeedAlign.value()); in spill()
/llvm-project-15.0.7/llvm/lib/Target/NVPTX/
H A DNVPTXISelLowering.cpp1537 bool NeedAlign; // Does argument declaration specify alignment? in LowerCall() local
1547 NeedAlign = true; in LowerCall()
1562 NeedAlign = false; in LowerCall()
1579 if (NeedAlign) in LowerCall()