Home
last modified time | relevance | path

Searched refs:MinVT (Results 1 – 6 of 6) sorted by relevance

/llvm-project-15.0.7/llvm/lib/CodeGen/
H A DTargetLoweringBase.cpp1676 MVT MinVT = TLI.getRegisterType(ReturnType->getContext(), MVT::i32); in GetReturnInfo() local
1677 if (VT.bitsLT(MinVT)) in GetReturnInfo()
1678 VT = MinVT; in GetReturnInfo()
/llvm-project-15.0.7/llvm/include/llvm/CodeGen/
H A DTargetLowering.h4306 EVT MinVT = getRegisterType(Context, MVT::i32); in getTypeForExtReturn() local
4307 return VT.bitsLT(MinVT) ? MinVT : VT; in getTypeForExtReturn()
/llvm-project-15.0.7/llvm/lib/Target/Mips/
H A DMipsISelLowering.cpp4043 EVT MinVT = getRegisterType(Context, Cond ? MVT::i64 : MVT::i32); in getTypeForExtReturn() local
4044 return VT.bitsLT(MinVT) ? MinVT : VT; in getTypeForExtReturn()
/llvm-project-15.0.7/llvm/lib/CodeGen/SelectionDAG/
H A DDAGCombiner.cpp12270 EVT MinVT = N0.getValueType(); in visitZERO_EXTEND() local
12278 Op = DAG.getZeroExtendInReg(Op, SDLoc(N), MinVT); in visitZERO_EXTEND()
12290 SDValue And = DAG.getZeroExtendInReg(Op, SDLoc(N), MinVT); in visitZERO_EXTEND()
21186 EVT MinVT = SVT; in visitCONCAT_VECTORS() local
21194 MinVT = (!FoundMinVT || OpSVT.bitsLE(MinVT)) ? OpSVT : MinVT; in visitCONCAT_VECTORS()
21205 Opnds.append(NumElts, DAG.getUNDEF(MinVT)); in visitCONCAT_VECTORS()
21214 DAG.getNode(ISD::TRUNCATE, SDLoc(N), MinVT, Op.getOperand(i))); in visitCONCAT_VECTORS()
H A DTargetLowering.cpp4256 EVT MinVT = EVT::getIntegerVT(*DAG.getContext(), MinBits); in SimplifySetCC() local
4257 if (isTypeDesirableForOp(ISD::SETCC, MinVT)) { in SimplifySetCC()
4259 SDValue Trunc = DAG.getNode(ISD::TRUNCATE, dl, MinVT, PreExt); in SimplifySetCC()
4264 SDValue C = DAG.getConstant(C1.trunc(MinBits), dl, MinVT); in SimplifySetCC()
/llvm-project-15.0.7/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp3336 EVT MinVT = getRegisterType(Context, ReturnMVT); in getTypeForExtReturn() local
3337 return VT.bitsLT(MinVT) ? MinVT : VT; in getTypeForExtReturn()