| /llvm-project-15.0.7/llvm/lib/Transforms/Scalar/ |
| H A D | LoopDistribute.cpp | 127 using InstructionSet = SmallPtrSet<Instruction *, 8>; typedef in __anon4e01e93c0111::InstPartition 142 InstructionSet::iterator begin() { return Set.begin(); } in begin() 143 InstructionSet::iterator end() { return Set.end(); } in end() 144 InstructionSet::const_iterator begin() const { return Set.begin(); } in begin() 145 InstructionSet::const_iterator end() const { return Set.end(); } in end() 253 InstructionSet Set;
|
| /llvm-project-15.0.7/llvm/test/TableGen/ |
| H A D | AliasAsmString.td | 8 let InstructionSet = ArchInstrInfo;
|
| H A D | dag-isel-res-order.td | 8 let InstructionSet = TestTargetInstrInfo;
|
| H A D | InsufficientPositionalOperands.td | 11 let InstructionSet = ArchInstrInfo;
|
| H A D | RegisterEncoder.td | 10 let InstructionSet = ArchInstrInfo;
|
| H A D | AsmPredicateCondsEmission.td | 12 let InstructionSet = archInstrInfo;
|
| H A D | AsmWriterPCRelOp.td | 8 let InstructionSet = ArchInstrInfo;
|
| H A D | pseudo-inst-expansion.td | 8 let InstructionSet = TestTargetInstrInfo;
|
| H A D | AsmVariant.td | 20 let InstructionSet = ArchInstrInfo;
|
| H A D | trydecode-emission3.td | 8 let InstructionSet = archInstrInfo;
|
| H A D | RelTest.td | 16 let InstructionSet = SimpleInstrInfo;
|
| H A D | dag-isel-regclass-emit-enum.td | 8 let InstructionSet = TestTargetInstrInfo;
|
| H A D | HwModeSelect.td | 15 let InstructionSet = TestTargetInstrInfo;
|
| H A D | MnemonicAlias.td | 8 let InstructionSet = ArchInstrInfo;
|
| H A D | dag-isel-complexpattern.td | 8 let InstructionSet = TestTargetInstrInfo;
|
| /llvm-project-15.0.7/llvm/lib/Target/ARC/ |
| H A D | ARC.td | 35 let InstructionSet = ARCInstrInfo;
|
| /llvm-project-15.0.7/llvm/test/TableGen/FixedLenDecoderEmitter/ |
| H A D | conflict.td | 7 def MyTarget : Target { let InstructionSet = MyTargetISA; }
|
| H A D | InitValue.td | 8 let InstructionSet = archInstrInfo;
|
| /llvm-project-15.0.7/llvm/lib/Target/XCore/ |
| H A D | XCore.td | 45 let InstructionSet = XCoreInstrInfo;
|
| /llvm-project-15.0.7/llvm/lib/Target/Lanai/ |
| H A D | Lanai.td | 44 let InstructionSet = LanaiInstrInfo;
|
| /llvm-project-15.0.7/llvm/test/TableGen/Common/ |
| H A D | GlobalISelEmitterCommon.td | 3 def MyTarget : Target { let InstructionSet = MyTargetISA; }
|
| /llvm-project-15.0.7/llvm/lib/Target/DirectX/ |
| H A D | DirectX.td | 51 let InstructionSet = DirectXInstrInfo;
|
| /llvm-project-15.0.7/llvm/lib/Target/AVR/ |
| H A D | AVR.td | 74 let InstructionSet = AVRInstrInfo;
|
| /llvm-project-15.0.7/llvm/lib/Target/SPIRV/ |
| H A D | SPIRV.td | 41 let InstructionSet = SPIRVInstrInfo;
|
| /llvm-project-15.0.7/llvm/lib/Target/BPF/ |
| H A D | BPF.td | 52 let InstructionSet = BPFInstrInfo;
|