Home
last modified time | relevance | path

Searched refs:InProlog (Results 1 – 3 of 3) sorted by relevance

/llvm-project-15.0.7/llvm/lib/Target/X86/
H A DX86FrameLowering.h59 MachineBasicBlock::iterator MBBI, const DebugLoc &DL, bool InProlog,
209 MachineBasicBlock::iterator MBBI, const DebugLoc &DL, bool InProlog,
215 const DebugLoc &DL, bool InProlog) const;
220 bool InProlog) const;
223 const DebugLoc &DL, bool InProlog) const;
H A DX86FrameLowering.cpp586 if (InProlog) { in emitStackProbe()
933 const Register SizeReg = InProlog ? X86::RAX in emitStackProbeInlineWindowsCoreCLR64()
935 ZeroReg = InProlog ? X86::RCX in emitStackProbeInlineWindowsCoreCLR64()
937 CopyReg = InProlog ? X86::RDX in emitStackProbeInlineWindowsCoreCLR64()
939 TestReg = InProlog ? X86::RDX in emitStackProbeInlineWindowsCoreCLR64()
947 JoinReg = InProlog ? X86::RCX in emitStackProbeInlineWindowsCoreCLR64()
957 if (InProlog) { in emitStackProbeInlineWindowsCoreCLR64()
1034 if (!InProlog) { in emitStackProbeInlineWindowsCoreCLR64()
1064 if (InProlog) { in emitStackProbeInlineWindowsCoreCLR64()
1090 if (InProlog) { in emitStackProbeInlineWindowsCoreCLR64()
[all …]
/llvm-project-15.0.7/llvm/lib/CodeGen/
H A DModuloSchedule.cpp1125 bool InProlog = (CurStageNum < (unsigned)Schedule.getNumStages() - 1); in rewriteScheduledInstr() local
1149 if (PrevReg && InProlog) in rewriteScheduledInstr()
1159 if (!InProlog && StagePhi + 1 == StageSched && !isLoopCarried(*Phi)) in rewriteScheduledInstr()
1163 if (!InProlog && !Phi->isPHI() && StagePhi < StageSched) in rewriteScheduledInstr()