Searched refs:DstBank (Results 1 – 2 of 2) sorted by relevance
| /llvm-project-15.0.7/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPURegisterBankInfo.cpp | 1057 const RegisterBank *DstBank = in applyMappingLoad() local
1469 const RegisterBank *DstBank = in applyMappingBFE() local
1628 const RegisterBank &DstBank = in applyMappingMAD_64_32() local
1948 const RegisterBank &DstBank = in foldExtractEltToCmpSelect() local
2046 const RegisterBank &DstBank = in foldInsertEltToCmpSelect() local
2125 const RegisterBank *DstBank = in applyMappingImpl() local
2177 const RegisterBank *DstBank = in applyMappingImpl() local
3567 if (!DstBank) in getInstrMapping()
3568 DstBank = SrcBank; in getInstrMapping()
3667 if (DstBank) { in getInstrMapping()
[all …]
|
| H A D | AMDGPUInstructionSelector.cpp | 536 const RegisterBank *DstBank = RBI.getRegBank(DstReg, *MRI, TRI); in selectG_MERGE_VALUES() local
539 TRI.getRegClassForSizeOnBank(DstSize, *DstBank); in selectG_MERGE_VALUES()
621 const RegisterBank *DstBank = RBI.getRegBank(Dst, *MRI, TRI); in selectG_BUILD_VECTOR_TRUNC() local
622 if (DstBank->getID() != AMDGPU::SGPRRegBankID) in selectG_BUILD_VECTOR_TRUNC()
753 const RegisterBank *DstBank = RBI.getRegBank(DstReg, *MRI, TRI); in selectG_INSERT() local
755 TRI.getRegClassForSizeOnBank(DstSize, *DstBank); in selectG_INSERT()
1211 const RegisterBank *DstBank = RBI.getRegBank(DstReg, *MRI, TRI); in selectRelocConstant() local
1212 const TargetRegisterClass *DstRC = TRI.getRegClassForSizeOnBank(32, *DstBank); in selectRelocConstant()
1216 const bool IsVALU = DstBank->getID() == AMDGPU::VGPRRegBankID; in selectRelocConstant()
2087 const RegisterBank *DstBank = RBI.getRegBank(DstReg, *MRI, TRI); in selectG_SZA_EXT() local
[all …]
|