| /llvm-project-15.0.7/llvm/lib/CodeGen/ |
| H A D | TargetRegisterInfo.cpp | 383 const TargetRegisterClass *DefRC, in shareSameRegisterFile() argument
388 if (DefRC == SrcRC) in shareSameRegisterFile()
394 return TRI.getCommonSuperRegClass(SrcRC, SrcSubReg, DefRC, DefSubReg, in shareSameRegisterFile()
402 std::swap(DefRC, SrcRC); in shareSameRegisterFile()
407 return TRI.getMatchingSuperRegClass(SrcRC, DefRC, SrcSubReg) != nullptr; in shareSameRegisterFile()
410 return TRI.getCommonSubClass(DefRC, SrcRC) != nullptr; in shareSameRegisterFile()
413 bool TargetRegisterInfo::shouldRewriteCopySrc(const TargetRegisterClass *DefRC, in shouldRewriteCopySrc() argument
418 return shareSameRegisterFile(*this, DefRC, DefSubReg, SrcRC, SrcSubReg); in shouldRewriteCopySrc()
|
| H A D | DetectDeadLanes.cpp | 367 const TargetRegisterClass *DefRC = MRI->getRegClass(Reg); in determineInitialDefinedLanes() local
381 } else if (isCrossCopy(*MRI, DefMI, DefRC, MO)) { in determineInitialDefinedLanes()
|
| H A D | PeepholeOptimizer.cpp | 689 const TargetRegisterClass *DefRC = MRI->getRegClass(Reg); in findNextSource() local
752 if (!TRI->shouldRewriteCopySrc(DefRC, RegSubReg.SubReg, SrcRC, in findNextSource()
1252 const TargetRegisterClass *DefRC = MRI->getRegClass(Def.Reg); in rewriteSource() local
1253 Register NewVReg = MRI->createVirtualRegister(DefRC); in rewriteSource()
|
| H A D | RegisterCoalescer.cpp | 1333 const TargetRegisterClass *DefRC = TII->getRegClass(MCID, 0, TRI, *MF); in reMaterializeTrivialDef() local
1345 if (!DefRC->contains(NewDstReg)) in reMaterializeTrivialDef()
1379 TRI->getCommonSubClass(DefRC, DstRC); in reMaterializeTrivialDef()
1428 if (DefRC != nullptr) { in reMaterializeTrivialDef()
1430 NewRC = TRI->getMatchingSuperRegClass(NewRC, DefRC, NewIdx); in reMaterializeTrivialDef()
1432 NewRC = TRI->getCommonSubClass(NewRC, DefRC); in reMaterializeTrivialDef()
|
| /llvm-project-15.0.7/llvm/lib/Target/X86/ |
| H A D | X86RegisterInfo.h | 73 bool shouldRewriteCopySrc(const TargetRegisterClass *DefRC,
|
| H A D | X86RegisterInfo.cpp | 217 bool X86RegisterInfo::shouldRewriteCopySrc(const TargetRegisterClass *DefRC, in shouldRewriteCopySrc() argument
224 if (DefRC->hasSuperClassEq(&X86::GR64RegClass) && DefSubReg == 0 && in shouldRewriteCopySrc()
228 return TargetRegisterInfo::shouldRewriteCopySrc(DefRC, DefSubReg, in shouldRewriteCopySrc()
|
| H A D | X86SpeculativeLoadHardening.cpp | 1966 auto *DefRC = MRI->getRegClass(OldDefReg); in hardenPostLoad() local
1971 Register UnhardenedReg = MRI->createVirtualRegister(DefRC); in hardenPostLoad()
|
| /llvm-project-15.0.7/llvm/lib/Target/Mips/ |
| H A D | MipsInstructionSelector.cpp | 429 const TargetRegisterClass *DefRC = nullptr; in select() local
431 DefRC = TRI.getRegClass(DestReg); in select()
433 DefRC = getRegClassForTypeOnBank(DestReg, MRI); in select()
436 return RBI.constrainGenericRegister(DestReg, *DefRC, MRI); in select()
|
| /llvm-project-15.0.7/llvm/lib/Target/ARM/ |
| H A D | ARMBaseRegisterInfo.h | 240 bool shouldRewriteCopySrc(const TargetRegisterClass *DefRC,
|
| H A D | ARMBaseRegisterInfo.cpp | 936 bool ARMBaseRegisterInfo::shouldRewriteCopySrc(const TargetRegisterClass *DefRC, in shouldRewriteCopySrc() argument
941 if (DefRC == &ARM::SPRRegClass && DefSubReg == 0 && in shouldRewriteCopySrc()
946 return TargetRegisterInfo::shouldRewriteCopySrc(DefRC, DefSubReg, in shouldRewriteCopySrc()
|
| /llvm-project-15.0.7/llvm/lib/Target/AMDGPU/ |
| H A D | SIRegisterInfo.h | 265 bool shouldRewriteCopySrc(const TargetRegisterClass *DefRC,
|
| H A D | AMDGPUInstructionSelector.cpp | 214 const TargetRegisterClass *DefRC in selectPHI() local
216 if (!DefRC) { in selectPHI()
223 DefRC = TRI.getRegClassForTypeOnBank(DefTy, RB); in selectPHI()
224 if (!DefRC) { in selectPHI()
232 return RBI.constrainGenericRegister(DefReg, *DefRC, *MRI); in selectPHI()
|
| H A D | SIRegisterInfo.cpp | 2747 const TargetRegisterClass *DefRC, in shouldRewriteCopySrc() argument
2767 return getCommonSubClass(DefRC, SrcRC) != nullptr; in shouldRewriteCopySrc()
|
| /llvm-project-15.0.7/llvm/include/llvm/CodeGen/ |
| H A D | TargetRegisterInfo.h | 606 virtual bool shouldRewriteCopySrc(const TargetRegisterClass *DefRC,
|
| /llvm-project-15.0.7/llvm/lib/Target/Hexagon/ |
| H A D | HexagonConstPropagation.cpp | 1953 const TargetRegisterClass &DefRC = *MRI->getRegClass(DefR.Reg); in evaluate() local
1954 unsigned SubLo = HRI.getHexagonSubRegIndex(DefRC, Hexagon::ps_sub_lo); in evaluate()
1955 unsigned SubHi = HRI.getHexagonSubRegIndex(DefRC, Hexagon::ps_sub_hi); in evaluate()
|
| /llvm-project-15.0.7/llvm/lib/Target/AArch64/GISel/ |
| H A D | AArch64InstructionSelector.cpp | 2357 const TargetRegisterClass *DefRC in select() local
2359 if (!DefRC) { in select()
2365 DefRC = getRegClassForTypeOnBank(DefTy, RB); in select()
2366 if (!DefRC) { in select()
2374 return RBI.constrainGenericRegister(DefReg, *DefRC, MRI); in select()
|