Home
last modified time | relevance | path

Searched refs:wptr_cpu_addr (Results 1 – 25 of 33) sorted by relevance

12

/linux-6.15/drivers/gpu/drm/amd/amdgpu/
H A Djpeg_v3_0.c449 return *ring->wptr_cpu_addr; in jpeg_v3_0_dec_ring_get_wptr()
466 *ring->wptr_cpu_addr = lower_32_bits(ring->wptr); in jpeg_v3_0_dec_ring_set_wptr()
H A Dvce_v4_0.c86 return *ring->wptr_cpu_addr; in vce_v4_0_ring_get_wptr()
109 *ring->wptr_cpu_addr = lower_32_bits(ring->wptr); in vce_v4_0_ring_set_wptr()
180 *adev->vce.ring[0].wptr_cpu_addr = 0; in vce_v4_0_mmsch_start()
H A Djpeg_v5_0_0.c538 return *ring->wptr_cpu_addr; in jpeg_v5_0_0_dec_ring_get_wptr()
555 *ring->wptr_cpu_addr = lower_32_bits(ring->wptr); in jpeg_v5_0_0_dec_ring_set_wptr()
H A Dvcn_v2_0.c1402 return *ring->wptr_cpu_addr; in vcn_v2_0_dec_ring_get_wptr()
1423 *ring->wptr_cpu_addr = lower_32_bits(ring->wptr); in vcn_v2_0_dec_ring_set_wptr()
1631 return *ring->wptr_cpu_addr; in vcn_v2_0_enc_ring_get_wptr()
1636 return *ring->wptr_cpu_addr; in vcn_v2_0_enc_ring_get_wptr()
1655 *ring->wptr_cpu_addr = lower_32_bits(ring->wptr); in vcn_v2_0_enc_ring_set_wptr()
1662 *ring->wptr_cpu_addr = lower_32_bits(ring->wptr); in vcn_v2_0_enc_ring_set_wptr()
H A Djpeg_v2_0.c431 return *ring->wptr_cpu_addr; in jpeg_v2_0_dec_ring_get_wptr()
448 *ring->wptr_cpu_addr = lower_32_bits(ring->wptr); in jpeg_v2_0_dec_ring_set_wptr()
H A Djpeg_v2_5.c458 return *ring->wptr_cpu_addr; in jpeg_v2_5_dec_ring_get_wptr()
475 *ring->wptr_cpu_addr = lower_32_bits(ring->wptr); in jpeg_v2_5_dec_ring_set_wptr()
H A Djpeg_v4_0.c609 return *ring->wptr_cpu_addr; in jpeg_v4_0_dec_ring_get_wptr()
626 *ring->wptr_cpu_addr = lower_32_bits(ring->wptr); in jpeg_v4_0_dec_ring_set_wptr()
H A Djpeg_v4_0_5.c627 return *ring->wptr_cpu_addr; in jpeg_v4_0_5_dec_ring_get_wptr()
644 *ring->wptr_cpu_addr = lower_32_bits(ring->wptr); in jpeg_v4_0_5_dec_ring_set_wptr()
H A Dvcn_v3_0.c1793 return *ring->wptr_cpu_addr; in vcn_v3_0_dec_ring_get_wptr()
1819 *ring->wptr_cpu_addr = lower_32_bits(ring->wptr); in vcn_v3_0_dec_ring_set_wptr()
2048 return *ring->wptr_cpu_addr; in vcn_v3_0_enc_ring_get_wptr()
2053 return *ring->wptr_cpu_addr; in vcn_v3_0_enc_ring_get_wptr()
2072 *ring->wptr_cpu_addr = lower_32_bits(ring->wptr); in vcn_v3_0_enc_ring_set_wptr()
2079 *ring->wptr_cpu_addr = lower_32_bits(ring->wptr); in vcn_v3_0_enc_ring_set_wptr()
H A Dvcn_v2_5.c1748 return *ring->wptr_cpu_addr; in vcn_v2_5_dec_ring_get_wptr()
1765 *ring->wptr_cpu_addr = lower_32_bits(ring->wptr); in vcn_v2_5_dec_ring_set_wptr()
1832 return *ring->wptr_cpu_addr; in vcn_v2_5_enc_ring_get_wptr()
1837 return *ring->wptr_cpu_addr; in vcn_v2_5_enc_ring_get_wptr()
1856 *ring->wptr_cpu_addr = lower_32_bits(ring->wptr); in vcn_v2_5_enc_ring_set_wptr()
1863 *ring->wptr_cpu_addr = lower_32_bits(ring->wptr); in vcn_v2_5_enc_ring_set_wptr()
H A Dsdma_v3_0.c367 wptr = *ring->wptr_cpu_addr >> 2; in sdma_v3_0_ring_get_wptr()
387 u32 *wb = (u32 *)ring->wptr_cpu_addr; in sdma_v3_0_ring_set_wptr()
392 u32 *wb = (u32 *)ring->wptr_cpu_addr; in sdma_v3_0_ring_set_wptr()
H A Damdgpu_vpe.c703 wptr = atomic64_read((atomic64_t *)ring->wptr_cpu_addr); in vpe_ring_get_wptr()
728 atomic64_set((atomic64_t *)ring->wptr_cpu_addr, ring->wptr << 2); in vpe_ring_set_wptr()
H A Duvd_v7_0.c121 return *ring->wptr_cpu_addr; in uvd_v7_0_enc_ring_get_wptr()
156 *ring->wptr_cpu_addr = lower_32_bits(ring->wptr); in uvd_v7_0_enc_ring_set_wptr()
761 *adev->uvd.inst[i].ring_enc[0].wptr_cpu_addr = 0; in uvd_v7_0_mmsch_start()
H A Dvcn_v5_0_1.c956 return *ring->wptr_cpu_addr; in vcn_v5_0_1_unified_ring_get_wptr()
976 *ring->wptr_cpu_addr = lower_32_bits(ring->wptr); in vcn_v5_0_1_unified_ring_set_wptr()
H A Dsdma_v4_0.c678 wptr = READ_ONCE(*((u64 *)ring->wptr_cpu_addr)); in sdma_v4_0_ring_get_wptr()
704 u64 *wb = (u64 *)ring->wptr_cpu_addr; in sdma_v4_0_ring_set_wptr()
747 wptr = READ_ONCE(*((u64 *)ring->wptr_cpu_addr)); in sdma_v4_0_page_ring_get_wptr()
769 u64 *wb = (u64 *)ring->wptr_cpu_addr; in sdma_v4_0_page_ring_set_wptr()
H A Dsdma_v7_0.c190 wptr = READ_ONCE(*((u64 *)ring->wptr_cpu_addr)); in sdma_v7_0_ring_get_wptr()
222 atomic64_set((atomic64_t *)ring->wptr_cpu_addr, in sdma_v7_0_ring_set_wptr()
245 atomic64_set((atomic64_t *)ring->wptr_cpu_addr, in sdma_v7_0_ring_set_wptr()
H A Dmes_v11_0.c74 atomic64_set((atomic64_t *)ring->wptr_cpu_addr, in mes_v11_0_ring_set_wptr()
92 wptr = atomic64_read((atomic64_t *)ring->wptr_cpu_addr); in mes_v11_0_ring_get_wptr()
1281 *(ring->wptr_cpu_addr) = 0; in mes_v11_0_queue_init()
H A Dmes_v12_0.c55 atomic64_set((atomic64_t *)ring->wptr_cpu_addr, in mes_v12_0_ring_set_wptr()
73 wptr = atomic64_read((atomic64_t *)ring->wptr_cpu_addr); in mes_v12_0_ring_get_wptr()
1375 *(ring->wptr_cpu_addr) = 0; in mes_v12_0_queue_init()
H A Damdgpu_ring.h279 volatile u32 *wptr_cpu_addr; member
H A Dvcn_v5_0_0.c1148 return *ring->wptr_cpu_addr; in vcn_v5_0_0_unified_ring_get_wptr()
1168 *ring->wptr_cpu_addr = lower_32_bits(ring->wptr); in vcn_v5_0_0_unified_ring_set_wptr()
H A Dsdma_v5_0.c350 wptr = READ_ONCE(*((u64 *)ring->wptr_cpu_addr)); in sdma_v5_0_ring_get_wptr()
386 atomic64_set((atomic64_t *)ring->wptr_cpu_addr, in sdma_v5_0_ring_set_wptr()
413 atomic64_set((atomic64_t *)ring->wptr_cpu_addr, in sdma_v5_0_ring_set_wptr()
H A Dgfx_v12_0.c2995 *ring->wptr_cpu_addr = 0; in gfx_v12_0_kgq_init_queue()
3320 atomic64_set((atomic64_t *)ring->wptr_cpu_addr, 0); in gfx_v12_0_kcq_init_queue()
4163 wptr = atomic64_read((atomic64_t *)ring->wptr_cpu_addr); in gfx_v12_0_ring_get_wptr_gfx()
4190 atomic64_set((atomic64_t *)ring->wptr_cpu_addr, wptr_tmp); in gfx_v12_0_ring_set_wptr_gfx()
4205 atomic64_set((atomic64_t *)ring->wptr_cpu_addr, in gfx_v12_0_ring_set_wptr_gfx()
4229 wptr = atomic64_read((atomic64_t *)ring->wptr_cpu_addr); in gfx_v12_0_ring_get_wptr_compute()
4253 atomic64_set((atomic64_t *)ring->wptr_cpu_addr, wptr_tmp); in gfx_v12_0_ring_set_wptr_compute()
4268 atomic64_set((atomic64_t *)ring->wptr_cpu_addr, in gfx_v12_0_ring_set_wptr_compute()
H A Damdgpu_ring.c311 ring->wptr_cpu_addr = in amdgpu_ring_init()
H A Dvcn_v4_0_5.c1420 return *ring->wptr_cpu_addr; in vcn_v4_0_5_unified_ring_get_wptr()
1440 *ring->wptr_cpu_addr = lower_32_bits(ring->wptr); in vcn_v4_0_5_unified_ring_set_wptr()
H A Dsdma_v6_0.c190 wptr = READ_ONCE(*((u64 *)ring->wptr_cpu_addr)); in sdma_v6_0_ring_get_wptr()
217 atomic64_set((atomic64_t *)ring->wptr_cpu_addr, in sdma_v6_0_ring_set_wptr()

12