Home
last modified time | relevance | path

Searched refs:nbio (Results 1 – 25 of 61) sorted by relevance

123

/linux-6.15/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu_nbio.c30 if (!adev->nbio.ras) in amdgpu_nbio_ras_sw_init()
33 ras = adev->nbio.ras; in amdgpu_nbio_ras_sw_init()
43 adev->nbio.ras_if = &ras->ras_block.ras_comm; in amdgpu_nbio_ras_sw_init()
50 if (adev->nbio.funcs && adev->nbio.funcs->get_pcie_replay_count) in amdgpu_nbio_get_pcie_replay_count()
51 return adev->nbio.funcs->get_pcie_replay_count(adev); in amdgpu_nbio_get_pcie_replay_count()
64 r = amdgpu_irq_get(adev, &adev->nbio.ras_controller_irq, 0); in amdgpu_nbio_ras_late_init()
67 r = amdgpu_irq_get(adev, &adev->nbio.ras_err_event_athub_irq, 0); in amdgpu_nbio_ras_late_init()
H A Dsoc24.c93 return adev->nbio.funcs->get_memsize(adev); in soc24_get_config_memsize()
248 (adev->nbio.funcs->program_aspm)) in soc24_program_aspm()
249 adev->nbio.funcs->program_aspm(adev); in soc24_program_aspm()
369 adev->nbio.funcs->set_reg_remap(adev); in soc24_common_early_init()
449 if (adev->nbio.ras && in soc24_common_late_init()
450 adev->nbio.ras_err_event_athub_irq.funcs) in soc24_common_late_init()
484 adev->nbio.funcs->init_registers(adev); in soc24_common_hw_init()
489 if (adev->nbio.funcs->remap_hdp_registers) in soc24_common_hw_init()
490 adev->nbio.funcs->remap_hdp_registers(adev); in soc24_common_hw_init()
516 if (adev->nbio.ras && in soc24_common_hw_fini()
[all …]
H A Dsoc21.c223 return adev->nbio.funcs->get_memsize(adev); in soc21_get_config_memsize()
352 u32 memsize = adev->nbio.funcs->get_memsize(adev);
440 if (adev->nbio.funcs->program_aspm) in soc21_program_aspm()
441 adev->nbio.funcs->program_aspm(adev); in soc21_program_aspm()
558 adev->nbio.funcs->set_reg_remap(adev); in soc21_common_early_init()
841 if (adev->nbio.ras && in soc21_common_late_init()
842 adev->nbio.ras_err_event_athub_irq.funcs) in soc21_common_late_init()
875 adev->nbio.funcs->init_registers(adev); in soc21_common_hw_init()
881 adev->nbio.funcs->remap_hdp_registers(adev); in soc21_common_hw_init()
903 if (adev->nbio.ras && in soc21_common_hw_fini()
[all …]
H A Dsoc15.c342 return adev->nbio.funcs->get_memsize(adev); in soc15_get_config_memsize()
698 if (adev->nbio.funcs->program_aspm) in soc15_program_aspm()
699 adev->nbio.funcs->program_aspm(adev); in soc15_program_aspm()
964 adev->nbio.funcs->set_reg_remap(adev); in soc15_common_early_init()
1276 adev->nbio.funcs->sdma_doorbell_range(adev, i, in soc15_sdma_doorbell_range_init()
1290 adev->nbio.funcs->init_registers(adev); in soc15_common_hw_init()
1296 adev->nbio.funcs->remap_hdp_registers(adev); in soc15_common_hw_init()
1333 adev->nbio.ras_if && in soc15_common_hw_fini()
1335 if (adev->nbio.ras && in soc15_common_hw_fini()
1338 if (adev->nbio.ras && in soc15_common_hw_fini()
[all …]
H A Dnv.c308 return adev->nbio.funcs->get_memsize(adev); in nv_get_config_memsize()
430 u32 memsize = adev->nbio.funcs->get_memsize(adev); in nv_asic_mode2_reset()
519 if (adev->nbio.funcs->program_aspm) in nv_program_aspm()
520 adev->nbio.funcs->program_aspm(adev); in nv_program_aspm()
611 if (adev->nbio.funcs->enable_aspm && in nv_update_umd_stable_pstate()
613 adev->nbio.funcs->enable_aspm(adev, !enter); in nv_update_umd_stable_pstate()
642 adev->nbio.funcs->set_reg_remap(adev); in nv_common_early_init()
991 if (adev->nbio.funcs->apply_lc_spc_mode_wa) in nv_common_hw_init()
992 adev->nbio.funcs->apply_lc_spc_mode_wa(adev); in nv_common_hw_init()
1000 adev->nbio.funcs->init_registers(adev); in nv_common_hw_init()
[all …]
H A Ddf_v3_6.c51 address = adev->nbio.funcs->get_pcie_index_offset(adev); in df_v3_6_get_fica()
52 data = adev->nbio.funcs->get_pcie_data_offset(adev); in df_v3_6_get_fica()
74 address = adev->nbio.funcs->get_pcie_index_offset(adev); in df_v3_6_set_fica()
75 data = adev->nbio.funcs->get_pcie_data_offset(adev); in df_v3_6_set_fica()
102 address = adev->nbio.funcs->get_pcie_index_offset(adev); in df_v3_6_perfmon_rreg()
103 data = adev->nbio.funcs->get_pcie_data_offset(adev); in df_v3_6_perfmon_rreg()
124 address = adev->nbio.funcs->get_pcie_index_offset(adev); in df_v3_6_perfmon_wreg()
125 data = adev->nbio.funcs->get_pcie_data_offset(adev); in df_v3_6_perfmon_wreg()
143 address = adev->nbio.funcs->get_pcie_index_offset(adev); in df_v3_6_perfmon_arm_with_status()
144 data = adev->nbio.funcs->get_pcie_data_offset(adev); in df_v3_6_perfmon_arm_with_status()
H A Dnbio_v7_9.c535 struct ras_manager *obj = amdgpu_ras_find_obj(adev, adev->nbio.ras_if); in nbio_v7_9_handle_ras_controller_intr_no_bifring()
568 get_ras_block_str(adev->nbio.ras_if)); in nbio_v7_9_handle_ras_controller_intr_no_bifring()
574 get_ras_block_str(adev->nbio.ras_if)); in nbio_v7_9_handle_ras_controller_intr_no_bifring()
662 adev->nbio.ras_controller_irq.funcs = in nbio_v7_9_init_ras_controller_interrupt()
664 adev->nbio.ras_controller_irq.num_types = 1; in nbio_v7_9_init_ras_controller_interrupt()
669 &adev->nbio.ras_controller_irq); in nbio_v7_9_init_ras_controller_interrupt()
680 adev->nbio.ras_err_event_athub_irq.funcs = in nbio_v7_9_init_ras_err_event_athub_interrupt()
682 adev->nbio.ras_err_event_athub_irq.num_types = 1; in nbio_v7_9_init_ras_err_event_athub_interrupt()
687 &adev->nbio.ras_err_event_athub_irq); in nbio_v7_9_init_ras_err_event_athub_interrupt()
H A Dnbio_v7_4.c362 struct ras_manager *obj = amdgpu_ras_find_obj(adev, adev->nbio.ras_if); in nbio_v7_4_handle_ras_controller_intr_no_bifring()
401 get_ras_block_str(adev->nbio.ras_if)); in nbio_v7_4_handle_ras_controller_intr_no_bifring()
407 get_ras_block_str(adev->nbio.ras_if)); in nbio_v7_4_handle_ras_controller_intr_no_bifring()
552 adev->nbio.ras_controller_irq.funcs = in nbio_v7_4_init_ras_controller_interrupt()
554 adev->nbio.ras_controller_irq.num_types = 1; in nbio_v7_4_init_ras_controller_interrupt()
559 &adev->nbio.ras_controller_irq); in nbio_v7_4_init_ras_controller_interrupt()
570 adev->nbio.ras_err_event_athub_irq.funcs = in nbio_v7_4_init_ras_err_event_athub_interrupt()
572 adev->nbio.ras_err_event_athub_irq.num_types = 1; in nbio_v7_4_init_ras_err_event_athub_interrupt()
577 &adev->nbio.ras_err_event_athub_irq); in nbio_v7_4_init_ras_err_event_athub_interrupt()
H A Dhdp_v7_0.c39 if (adev->nbio.funcs->get_memsize) in hdp_v7_0_flush_hdp()
40 adev->nbio.funcs->get_memsize(adev); in hdp_v7_0_flush_hdp()
H A Dhdp_v6_0.c42 if (adev->nbio.funcs->get_memsize) in hdp_v6_0_flush_hdp()
43 adev->nbio.funcs->get_memsize(adev); in hdp_v6_0_flush_hdp()
H A Dhdp_v4_0.c48 if (adev->nbio.funcs->get_memsize) in hdp_v4_0_flush_hdp()
49 adev->nbio.funcs->get_memsize(adev); in hdp_v4_0_flush_hdp()
H A Dhdp_v5_2.c44 if (adev->nbio.funcs->get_memsize) in hdp_v5_2_flush_hdp()
45 adev->nbio.funcs->get_memsize(adev); in hdp_v5_2_flush_hdp()
H A Damdgpu_device.c960 pcie_data = adev->nbio.funcs->get_pcie_data_offset(adev); in amdgpu_device_indirect_rreg()
983 if (unlikely(!adev->nbio.funcs)) { in amdgpu_device_indirect_rreg_ext()
992 if (unlikely(!adev->nbio.funcs)) in amdgpu_device_indirect_rreg_ext()
1043 pcie_data = adev->nbio.funcs->get_pcie_data_offset(adev); in amdgpu_device_indirect_rreg64()
1274 return adev->nbio.funcs->get_rev_id(adev); in amdgpu_device_get_rev_id()
5483 u32 memsize = adev->nbio.funcs->get_memsize(adev); in amdgpu_device_mode1_reset()
6532 adev->nbio.funcs->enable_doorbell_interrupt) in amdgpu_device_baco_enter()
6552 adev->nbio.funcs->enable_doorbell_interrupt) in amdgpu_device_baco_exit()
6555 if (amdgpu_passthrough(adev) && adev->nbio.funcs && in amdgpu_device_baco_exit()
6556 adev->nbio.funcs->clear_doorbell_interrupt) in amdgpu_device_baco_exit()
[all …]
H A Damdgpu_discovery.c2841 adev->nbio.funcs = &nbio_v6_1_funcs; in amdgpu_discovery_set_ip_blocks()
2847 adev->nbio.funcs = &nbio_v7_0_funcs; in amdgpu_discovery_set_ip_blocks()
2853 adev->nbio.funcs = &nbio_v7_4_funcs; in amdgpu_discovery_set_ip_blocks()
2858 adev->nbio.funcs = &nbio_v7_9_funcs; in amdgpu_discovery_set_ip_blocks()
2865 adev->nbio.funcs = &nbio_v7_11_funcs; in amdgpu_discovery_set_ip_blocks()
2873 adev->nbio.funcs = &nbio_v7_2_funcs; in amdgpu_discovery_set_ip_blocks()
2884 adev->nbio.funcs = &nbio_v2_3_funcs; in amdgpu_discovery_set_ip_blocks()
2890 adev->nbio.funcs = &nbio_v4_3_sriov_funcs; in amdgpu_discovery_set_ip_blocks()
2892 adev->nbio.funcs = &nbio_v4_3_funcs; in amdgpu_discovery_set_ip_blocks()
2897 adev->nbio.funcs = &nbio_v7_7_funcs; in amdgpu_discovery_set_ip_blocks()
[all …]
H A Dhdp_v5_0.c39 if (adev->nbio.funcs->get_memsize) in hdp_v5_0_flush_hdp()
40 adev->nbio.funcs->get_memsize(adev); in hdp_v5_0_flush_hdp()
H A Damdgpu_bios.c560 if (adev->nbio.funcs && in amdgpu_soc15_read_bios_from_rom()
561 adev->nbio.funcs->get_rom_offset) { in amdgpu_soc15_read_bios_from_rom()
562 rom_offset = adev->nbio.funcs->get_rom_offset(adev); in amdgpu_soc15_read_bios_from_rom()
H A Dnbif_v6_3_1.c535 adev->nbio.ras_err_event_athub_irq.funcs = in nbif_v6_3_1_init_ras_err_event_athub_interrupt()
537 adev->nbio.ras_err_event_athub_irq.num_types = 1; in nbif_v6_3_1_init_ras_err_event_athub_interrupt()
544 &adev->nbio.ras_err_event_athub_irq); in nbif_v6_3_1_init_ras_err_event_athub_interrupt()
H A Dnbio_v4_3.c618 adev->nbio.ras_err_event_athub_irq.funcs = in nbio_v4_3_init_ras_err_event_athub_interrupt()
620 adev->nbio.ras_err_event_athub_irq.num_types = 1; in nbio_v4_3_init_ras_err_event_athub_interrupt()
626 &adev->nbio.ras_err_event_athub_irq); in nbio_v4_3_init_ras_err_event_athub_interrupt()
H A Damdgpu_ras.c2175 if (adev->nbio.ras && in amdgpu_ras_interrupt_fatal_error_handler()
2179 if (adev->nbio.ras && in amdgpu_ras_interrupt_fatal_error_handler()
3952 adev->nbio.ras = &nbio_v7_4_ras; in amdgpu_ras_init()
3962 adev->nbio.ras = &nbio_v4_3_ras; in amdgpu_ras_init()
3973 adev->nbio.ras = &nbif_v6_3_1_ras; in amdgpu_ras_init()
3978 adev->nbio.ras = &nbio_v7_9_ras; in amdgpu_ras_init()
3991 if (adev->nbio.ras && in amdgpu_ras_init()
3992 adev->nbio.ras->init_ras_controller_interrupt) { in amdgpu_ras_init()
3993 r = adev->nbio.ras->init_ras_controller_interrupt(adev); in amdgpu_ras_init()
3998 if (adev->nbio.ras && in amdgpu_ras_init()
[all …]
H A Dgmc_v9_0.c1396 if (adev->nbio.funcs->get_memory_partition_mode) in gmc_v9_0_get_memory_partition()
1397 mode = adev->nbio.funcs->get_memory_partition_mode(adev, in gmc_v9_0_get_memory_partition()
1433 if (adev->nbio.funcs && adev->nbio.funcs->is_nps_switch_requested && in gmc_v9_0_need_reset_on_init()
1434 adev->nbio.funcs->is_nps_switch_requested(adev)) { in gmc_v9_0_need_reset_on_init()
1761 adev->nbio.funcs->get_memsize(adev) * 1024ULL * 1024ULL; in gmc_v9_0_mc_init()
H A Dvega10_ih.c273 adev->nbio.funcs->ih_control(adev); in vega10_ih_irq_init()
293 adev->nbio.funcs->ih_doorbell_range(adev, adev->irq.ih.use_doorbell, in vega10_ih_irq_init()
H A Dnavi10_ih.c329 adev->nbio.funcs->ih_control(adev); in navi10_ih_irq_init()
361 adev->nbio.funcs->ih_doorbell_range(adev, ih[0]->use_doorbell, in navi10_ih_irq_init()
H A Dvega20_ih.c319 adev->nbio.funcs->ih_control(adev); in vega20_ih_irq_init()
356 adev->nbio.funcs->ih_doorbell_range(adev, adev->irq.ih.use_doorbell, in vega20_ih_irq_init()
H A Dih_v6_0.c334 adev->nbio.funcs->ih_control(adev); in ih_v6_0_irq_init()
355 adev->nbio.funcs->ih_doorbell_range(adev, ih[0]->use_doorbell, in ih_v6_0_irq_init()
/linux-6.15/drivers/block/xen-blkback/
H A Dblkback.c1299 int i, nbio = 0; in dispatch_rw_block_io() local
1437 biolist[nbio++] = bio; in dispatch_rw_block_io()
1452 biolist[nbio++] = bio; in dispatch_rw_block_io()
1457 atomic_set(&pending_req->pendcnt, nbio); in dispatch_rw_block_io()
1460 for (i = 0; i < nbio; i++) in dispatch_rw_block_io()

123