Home
last modified time | relevance | path

Searched refs:isVector (Results 1 – 25 of 105) sorted by relevance

12345

/freebsd-12.1/contrib/llvm/include/llvm/CodeGen/
H A DValueTypes.h116 if (isVector()) in changeTypeToInteger()
151 bool isVector() const { in isVector() function
152 return isSimple() ? V.isVector() : isExtendedVector(); in isVector()
261 return isVector() ? getVectorElementType() : *this; in getScalarType()
266 assert(isVector() && "Invalid vector type!"); in getVectorElementType()
274 assert(isVector() && "Invalid vector type!"); in getVectorNumElements()
282 assert((isVector()) && "Invalid vector type!"); in getVectorElementCount()
318 assert(isInteger() && !isVector() && "Invalid integer type!"); in getRoundIntegerType()
329 assert(isInteger() && !isVector() && "Invalid integer type!"); in getHalfSizedIntegerVT()
/freebsd-12.1/contrib/llvm/include/llvm/Support/
H A DLowLevelTypeImpl.h68 assert(!ScalarTy.isVector() && "invalid vector element type"); in vector()
74 explicit LLT(bool isPointer, bool isVector, uint16_t NumElements, in LLT() argument
76 init(isPointer, isVector, NumElements, SizeInBits, AddressSpace); in LLT()
88 bool isVector() const { return isValid() && IsVector; } in isVector() function
133 assert(isVector() && "cannot get element type of scalar/aggregate"); in getElementType()
/freebsd-12.1/contrib/llvm/lib/Support/
H A DLowLevelType.cpp20 if (VT.isVector()) { in LLT()
38 if (isVector()) in print()
/freebsd-12.1/contrib/llvm/utils/TableGen/
H A DDAGISelEmitter.cpp88 if (LHSVT.isVector() != RHSVT.isVector()) in operator ()()
89 return RHSVT.isVector(); in operator ()()
H A DCodeGenDAGPatterns.cpp43 static inline bool isVector(MVT VT) { in isVector() function
44 return VT.isVector(); in isVector()
47 return !VT.isVector(); in isScalar()
410 return Out.constrain(isVector); in EnforceVector()
412 return Out.assign_if(getLegalTypes(), isVector); in EnforceVector()
494 if (none_of(S, isVector) || none_of(B, isVector)) { in EnforceSmallerThan()
495 Changed |= berase_if(S, isVector) | in EnforceSmallerThan()
496 berase_if(B, isVector); in EnforceSmallerThan()
508 if (A.isVector() != B.isVector()) in EnforceSmallerThan()
616 if (!B.isVector() || !P.isVector()) in EnforceVectorSubVectorTypeIs()
[all …]
H A DDAGISelMatcher.cpp326 return !MVT(T2).isInteger() || MVT(T2).isVector(); in TypesAreContradictory()
329 return !MVT(T1).isInteger() || MVT(T1).isVector(); in TypesAreContradictory()
/freebsd-12.1/contrib/llvm/lib/CodeGen/GlobalISel/
H A DMachineIRBuilder.cpp184 assert((Res.isScalar() || Res.isVector()) && "invalid operand type"); in validateBinaryOp()
354 Res.getLLTTy(*getMRI()).isVector()); in buildExtOrTrunc()
757 if (DstTy.isVector()) { in validateTruncExt()
776 assert((ResTy.isScalar() || ResTy.isVector() || ResTy.isPointer()) && in validateSelectOp()
783 (TstTy.isVector() && in validateSelectOp()
868 return DstTy.isVector() && in buildInstr()
901 if (DstOps[0].getLLTTy(*getMRI()).isVector()) in buildInstr()
921 assert(DstOps[0].getLLTTy(*getMRI()).isVector() && in buildInstr()
936 assert(DstOps[0].getLLTTy(*getMRI()).isVector() && in buildInstr()
953 assert(DstOps[0].getLLTTy(*getMRI()).isVector() && in buildInstr()
[all …]
H A DLegalizerHelper.cpp311 if(MRI.getType(DstReg).isVector()) in narrowScalar()
344 if(MRI.getType(DstReg).isVector()) in narrowScalar()
404 if(MRI.getType(DstReg).isVector()) in narrowScalar()
469 if(MRI.getType(DstReg).isVector()) in narrowScalar()
513 if(MRI.getType(DstReg).isVector()) in narrowScalar()
576 if(MRI.getType(DstReg).isVector()) in narrowScalar()
629 if(MRI.getType(DstReg).isVector()) in narrowScalar()
1036 if (Ty.isVector()) in lower()
1195 if (NarrowTy.isVector()) in fewerElementsVector()
1261 if (NarrowTy.isVector()) in fewerElementsVector()
H A DLegalizerInfo.cpp168 else if (Type.isVector()) in computeTables()
249 assert(Aspect.Type.isVector()); in getAspectAction()
511 assert(Aspect.Type.isVector()); in findVectorLegalAction()
/freebsd-12.1/contrib/llvm/include/llvm/CodeGen/GlobalISel/
H A DLegalizationArtifactCombiner.h176 if (OpTy.isVector() && DestTy.isVector()) in tryCombineMerges()
178 else if (OpTy.isVector() && !DestTy.isVector()) in tryCombineMerges()
/freebsd-12.1/contrib/llvm/lib/CodeGen/SelectionDAG/
H A DLegalizeVectorOps.cpp183 HasVectors |= J->isVector(); in Run()
244 if (LD->getMemoryVT().isVector() && ExtType != ISD::NON_EXTLOAD) { in LegalizeOp()
273 if (StVT.isVector() && ST->isTruncatingStore()) { in LegalizeOp()
300 HasVectorValue |= J->isVector(); in LegalizeOp()
509 if (Op.getOperand(j).getValueType().isVector()) in Promote()
514 NVT.isVector() && NVT.getVectorElementType().isFloatingPoint()) in Promote()
524 (VT.isVector() && VT.getVectorElementType().isFloatingPoint() && in Promote()
525 NVT.isVector() && NVT.getVectorElementType().isFloatingPoint())) in Promote()
545 if (Op.getOperand(j).getValueType().isVector()) in PromoteINT_TO_FP()
827 assert(VT.isVector() && !Mask.getValueType().isVector() in ExpandSELECT()
[all …]
H A DLegalizeVectorTypes.cpp1180 if (InVT.isVector()) { in SplitVecRes_StrictFPOp()
2613 if (!VT.isVector()) { in CollectOpsToWiden()
3057 if (InVT.isVector()) in WidenVecRes_BITCAST()
3094 if (InVT.isVector()) { in WidenVecRes_BITCAST()
3563 if (CondVT.isVector()) { in WidenVecRes_SELECT()
4171 assert(LdVT.isVector() && WidenVT.isVector()); in GenWidenVectorLoads()
4274 if (!LdTy.isVector()) { in GenWidenVectorLoads()
4277 if (LdTy.isVector()) in GenWidenVectorLoads()
4322 assert(LdVT.isVector() && WidenVT.isVector()); in GenWidenVectorExtLoads()
4388 if (NewVT.isVector()) { in GenWidenVectorStores()
[all …]
H A DSelectionDAG.cpp1266 if (VT.isVector()) in getConstant()
4416 assert(VT.isVector() && !Operand.getValueType().isVector() && in getNode()
4891 assert(EVT.isVector() == VT.isVector() && in getNode()
4928 assert(EVT.isVector() == VT.isVector() && in getNode()
5037 assert(!N1.getValueType().isVector() && !VT.isVector() && in getNode()
5058 assert(VT.isVector() && N1.getValueType().isVector() && in getNode()
5289 assert(VT.isVector() == N1.getValueType().isVector() && in getNode()
5323 assert(VT.isVector() && N1.getValueType().isVector() && in getNode()
6018 if (!LargestVT.isVector() && !VT.isVector() && in getMemsetStores()
6638 assert(VT.isVector() == MemVT.isVector() && in getLoad()
[all …]
H A DTargetLowering.cpp402 if (Op.getValueType().isVector()) in ShrinkDemandedOp()
1279 if (!TLO.LegalOperations() && !VT.isVector() && !SrcVT.isVector() && in SimplifyDemandedBits()
1488 if (!SrcVT.isVector()) in SimplifyDemandedVectorElts()
3729 if (VT.isVector()) { in BuildExactSDIV()
3824 if (VT.isVector()) { in BuildSDIV()
3942 if (VT.isVector()) { in BuildUDIV()
3984 if (VT.isVector()) in BuildUDIV()
4451 if (SrcVT.isVector() && in expandUINT_TO_FP()
4488 if (SrcVT.isVector() && in expandUINT_TO_FP()
5023 MemVT.isVector()) { in expandUnalignedStore()
[all …]
H A DDAGCombiner.cpp2383 if (VT.isVector()) in visitUADDO()
2853 if (VT.isVector()) in visitUSUBO()
3221 if (VT.isVector()) in visitSDIV()
3365 if (VT.isVector()) in visitUDIV()
3782 if (VT.isVector()) in visitIMINMAX()
4582 if (VT.isVector()) in visitAND()
6715 if (VT.isVector()) in visitSRA()
6868 if (VT.isVector()) in visitSRL()
10152 !VT.isVector() && !N0.getValueType().isVector()) { in visitBITCAST()
13090 if (!STMemType.isVector() && !LDMemType.isVector() && in ForwardStoreValueToDirectLoad()
[all …]
/freebsd-12.1/contrib/llvm/lib/Target/AArch64/
H A DAArch64RegisterBankInfo.cpp411 bool IsFPR = Ty.isVector() || isPreISelGenericFloatingPointOpcode(Opc); in getSameKindOfOperandsMapping()
431 bool OpIsFPR = OpTy.isVector() || isPreISelGenericFloatingPointOpcode(Opc); in getSameKindOfOperandsMapping()
522 bool DstIsGPR = !DstTy.isVector() && DstTy.getSizeInBits() <= 64; in getInstrMapping()
523 bool SrcIsGPR = !SrcTy.isVector() && SrcTy.getSizeInBits() <= 64; in getInstrMapping()
553 if (Ty.isVector() || isPreISelGenericFloatingPointOpcode(Opc) || in getInstrMapping()
H A DAArch64LegalizerInfo.cpp56 return Query.Types[0].isVector() && in AArch64LegalizerInfo()
329 if (Ty.isVector()) { in AArch64LegalizerInfo()
393 if (BigTy.isVector() && BigTy.getSizeInBits() < 32) in AArch64LegalizerInfo()
395 if (LitTy.isVector() && LitTy.getSizeInBits() < 32) in AArch64LegalizerInfo()
/freebsd-12.1/contrib/llvm/lib/Target/X86/
H A DX86CallingConv.cpp131 (ValVT.isVector() && ValVT.getSizeInBits() >= 128))) { in CC_X86_64_VectorCall()
183 (ValVT.isVector() && ValVT.getSizeInBits() >= 128))) { in CC_X86_32_VectorCall()
H A DX86InstructionSelector.cpp434 } else if (Ty.isVector() && Ty.getSizeInBits() == 128) { in getLoadStoreOp()
453 } else if (Ty.isVector() && Ty.getSizeInBits() == 256) { in getLoadStoreOp()
468 } else if (Ty.isVector() && Ty.getSizeInBits() == 512) { in getLoadStoreOp()
1147 if (!DstTy.isVector()) in selectExtract()
1198 if (!DstTy.isVector() || !SrcTy.isVector()) in emitExtractSubreg()
1237 if (!DstTy.isVector() || !SrcTy.isVector()) in emitInsertSubreg()
1280 if (!DstTy.isVector()) in selectInsert()
/freebsd-12.1/contrib/llvm/tools/clang/include/clang/AST/
H A DAPValue.h239 bool isVector() const { return Kind == Vector; } in isVector() function
319 assert(isVector() && "Invalid accessor"); in getVectorElt()
327 assert(isVector() && "Invalid accessor"); in getVectorLength()
416 assert(isVector() && "Invalid accessor"); in setVector()
/freebsd-12.1/contrib/llvm/lib/CodeGen/
H A DMachineVerifier.cpp1031 LLT DstElTy = DstTy.isVector() ? DstTy.getElementType() : DstTy; in visitMachineInstrBefore()
1032 LLT SrcElTy = SrcTy.isVector() ? SrcTy.getElementType() : SrcTy; in visitMachineInstrBefore()
1036 if (DstTy.isVector() != SrcTy.isVector()) { in visitMachineInstrBefore()
1045 if (DstTy.isVector() && DstTy.getNumElements() != SrcTy.getNumElements()) in visitMachineInstrBefore()
1071 if (DstTy.isVector() || SrcTy.isVector()) in visitMachineInstrBefore()
1095 if (!DstTy.isVector() || SrcEltTy.isVector()) in visitMachineInstrBefore()
1114 if (!DstTy.isVector() || SrcEltTy.isVector()) in visitMachineInstrBefore()
1134 if (!DstTy.isVector() || !SrcTy.isVector()) in visitMachineInstrBefore()
/freebsd-12.1/contrib/llvm/lib/Target/ARM/MCTargetDesc/
H A DARMELFStreamer.cpp87 bool isVector) override;
159 bool isVector) { in emitRegSave() argument
161 if (isVector) in emitRegSave()
399 bool isVector) override;
466 void emitRegSave(const SmallVectorImpl<unsigned> &RegList, bool isVector);
749 bool isVector) { in emitRegSave() argument
750 getStreamer().emitRegSave(RegList, isVector); in emitRegSave()
/freebsd-12.1/contrib/llvm/lib/Target/AMDGPU/
H A DR600EmitClauseMarkers.cpp71 if (TII->isVector(MI) || TII->isCubeOp(MI.getOpcode()) || in OccupiedDwords()
89 if (TII->isVector(MI) || TII->isCubeOp(MI.getOpcode())) in isALU()
H A DCaymanInstructions.td32 let isVector = 1 in {
50 } // End isVector = 1
/freebsd-12.1/contrib/llvm/lib/Target/SystemZ/
H A DSystemZCallingConv.h37 return ArgVT.isVector() && ArgVT.getStoreSize() <= 8; in IsShortVectorType()

12345