Home
last modified time | relevance | path

Searched refs:phy_addr (Results 1 – 18 of 18) sorted by relevance

/dpdk/drivers/net/ngbe/base/
H A Dngbe_phy.c46 static bool ngbe_probe_phy(struct ngbe_hw *hw, u16 phy_addr) in ngbe_probe_phy() argument
48 if (!ngbe_validate_phy_addr(hw, phy_addr)) { in ngbe_probe_phy()
50 phy_addr); in ngbe_probe_phy()
72 u16 phy_addr; in ngbe_identify_phy() local
80 for (phy_addr = 0; phy_addr < NGBE_MAX_PHY_ADDR; phy_addr++) { in ngbe_identify_phy()
81 if (ngbe_probe_phy(hw, phy_addr)) { in ngbe_identify_phy()
118 bool ngbe_validate_phy_addr(struct ngbe_hw *hw, u32 phy_addr) in ngbe_validate_phy_addr() argument
126 hw->phy.addr = phy_addr; in ngbe_validate_phy_addr()
H A Dngbe_phy.h50 bool ngbe_validate_phy_addr(struct ngbe_hw *hw, u32 phy_addr);
/dpdk/drivers/net/bnx2x/
H A Delink.h203 #define ELINK_FW_PARAM_SET(phy_addr, phy_type, mdio_access) \ argument
204 (phy_addr | phy_type | mdio_access << ELINK_FW_PARAM_MDIO_CTRL_OFFSET)
523 elink_status_t elink_phy_read(struct elink_params *params, uint8_t phy_addr,
526 elink_status_t elink_phy_write(struct elink_params *params, uint8_t phy_addr,
H A Delink.c4033 elink_status_t elink_phy_read(struct elink_params *params, uint8_t phy_addr, in elink_phy_read() argument
4041 if (params->phy[phy_index].addr == phy_addr) { in elink_phy_read()
4050 elink_status_t elink_phy_write(struct elink_params *params, uint8_t phy_addr, in elink_phy_write() argument
4058 if (params->phy[phy_index].addr == phy_addr) { in elink_phy_write()
13109 uint32_t phy_addr; in elink_populate_int_phy() local
13121 phy_addr = REG_RD(sc, in elink_populate_int_phy()
13213 phy_addr = REG_RD(sc, in elink_populate_int_phy()
13219 phy_addr = REG_RD(sc, in elink_populate_int_phy()
13229 phy->addr = (uint8_t)phy_addr; in elink_populate_int_phy()
H A Dbnx2x.h724 uint32_t phy_addr; member
H A Dbnx2x.c8543 sc->port.phy_addr = REG_RD(sc, MISC_REG_WC0_CTRL_PHY_ADDR); in bnx2x_link_settings_supported()
8547 sc->port.phy_addr = in bnx2x_link_settings_supported()
8552 sc->port.phy_addr = in bnx2x_link_settings_supported()
8565 PMD_DRV_LOG(INFO, sc, "PHY addr 0x%08x", sc->port.phy_addr); in bnx2x_link_settings_supported()
/dpdk/drivers/net/ixgbe/base/
H A Dixgbe_phy.c256 static bool ixgbe_probe_phy(struct ixgbe_hw *hw, u16 phy_addr) in ixgbe_probe_phy() argument
260 if (!ixgbe_validate_phy_addr(hw, phy_addr)) { in ixgbe_probe_phy()
262 phy_addr); in ixgbe_probe_phy()
294 u16 phy_addr; in ixgbe_identify_phy_generic() local
309 phy_addr = (hw->phy.nw_mng_if_sel & in ixgbe_identify_phy_generic()
312 if (ixgbe_probe_phy(hw, phy_addr)) in ixgbe_identify_phy_generic()
318 for (phy_addr = 0; phy_addr < IXGBE_MAX_PHY_ADDR; phy_addr++) { in ixgbe_identify_phy_generic()
319 if (ixgbe_probe_phy(hw, phy_addr)) { in ixgbe_identify_phy_generic()
370 bool ixgbe_validate_phy_addr(struct ixgbe_hw *hw, u32 phy_addr) in ixgbe_validate_phy_addr() argument
377 hw->phy.addr = phy_addr; in ixgbe_validate_phy_addr()
H A Dixgbe_phy.h129 bool ixgbe_validate_phy_addr(struct ixgbe_hw *hw, u32 phy_addr);
/dpdk/drivers/net/e1000/base/
H A De1000_phy.c3043 u32 phy_addr = 0; in e1000_determine_phy_address() local
3049 for (phy_addr = 0; phy_addr < E1000_MAX_PHY_ADDR; phy_addr++) { in e1000_determine_phy_address()
3050 hw->phy.addr = phy_addr; in e1000_determine_phy_address()
3080 u32 phy_addr = 2; in e1000_get_phy_addr_for_bm_page() local
3083 phy_addr = 1; in e1000_get_phy_addr_for_bm_page()
3085 return phy_addr; in e1000_get_phy_addr_for_bm_page()
3555 hw->phy.addr = phy_addr; in __e1000_read_phy_reg_hv()
3681 hw->phy.addr = phy_addr; in __e1000_write_phy_reg_hv()
3749 u32 phy_addr = 2; in e1000_get_phy_addr_for_hv_page() local
3752 phy_addr = 1; in e1000_get_phy_addr_for_hv_page()
[all …]
/dpdk/drivers/net/igc/base/
H A Digc_phy.c3086 u32 phy_addr = 0; in igc_determine_phy_address() local
3092 for (phy_addr = 0; phy_addr < IGC_MAX_PHY_ADDR; phy_addr++) { in igc_determine_phy_address()
3093 hw->phy.addr = phy_addr; in igc_determine_phy_address()
3123 u32 phy_addr = 2; in igc_get_phy_addr_for_bm_page() local
3126 phy_addr = 1; in igc_get_phy_addr_for_bm_page()
3128 return phy_addr; in igc_get_phy_addr_for_bm_page()
3598 hw->phy.addr = phy_addr; in __igc_read_phy_reg_hv()
3725 hw->phy.addr = phy_addr; in __igc_write_phy_reg_hv()
3793 u32 phy_addr = 2; in igc_get_phy_addr_for_hv_page() local
3796 phy_addr = 1; in igc_get_phy_addr_for_hv_page()
[all …]
/dpdk/drivers/net/i40e/base/
H A Di40e_prototype.h628 u16 reg, u8 phy_addr, u16 *value);
630 u16 reg, u8 phy_addr, u16 value);
632 u8 page, u16 reg, u8 phy_addr, u16 *value);
634 u8 page, u16 reg, u8 phy_addr, u16 value);
636 u8 page, u16 reg, u8 phy_addr, u16 *value);
638 u8 page, u16 reg, u8 phy_addr, u16 value);
H A Di40e_common.c6907 reg, phy_addr, value); in i40e_write_phy_register()
6954 phy_addr, value); in i40e_read_phy_register()
6996 u8 phy_addr = 0; in i40e_blink_phy_link_led() local
7007 led_addr, phy_addr, in i40e_blink_phy_link_led()
7016 led_addr, phy_addr, in i40e_blink_phy_link_led()
7063 u8 phy_addr = 0; in i40e_led_get_reg() local
7076 led_addr, phy_addr, in i40e_led_get_reg()
7092 u8 phy_addr = 0; in i40e_led_set_reg() local
7104 led_addr, phy_addr, in i40e_led_set_reg()
7125 u8 phy_addr = 0; in i40e_led_get_phy() local
[all …]
/dpdk/drivers/net/hns3/
H A Dhns3_ethdev.h159 uint8_t phy_addr; member
189 uint8_t phy_addr; member
H A Dhns3_ethdev.c2523 cfg->phy_addr = hns3_get_field(rte_le_to_cpu_32(req->param[1]), in hns3_parse_cfg()
2827 hw->mac.phy_addr = cfg.phy_addr; in hns3_get_board_configuration()
/dpdk/drivers/net/txgbe/base/
H A Dtxgbe_phy.c35 u16 phy_addr = 0; in txgbe_identify_extphy() local
37 if (!txgbe_validate_phy_addr(hw, phy_addr)) { in txgbe_identify_extphy()
39 phy_addr); in txgbe_identify_extphy()
153 bool txgbe_validate_phy_addr(struct txgbe_hw *hw, u32 phy_addr) in txgbe_validate_phy_addr() argument
158 hw->phy.addr = phy_addr; in txgbe_validate_phy_addr()
H A Dtxgbe_phy.h417 bool txgbe_validate_phy_addr(struct txgbe_hw *hw, u32 phy_addr);
/dpdk/drivers/dma/dpaa/
H A Ddpaa_qdma.c101 *dma_pool_alloc(int size, int aligned, dma_addr_t *phy_addr) in dma_pool_alloc() argument
109 *phy_addr = rte_mem_virt2iova(virt_addr); in dma_pool_alloc()
/dpdk/drivers/net/bnxt/
H A Dhsi_struct_def_dpdk.h28459 uint8_t phy_addr; member
28536 uint8_t phy_addr; member