| /llvm-project-15.0.7/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyISelDAGToDAG.cpp | 270 const SDValue &Op, unsigned ConstraintID, std::vector<SDValue> &OutOps) { in SelectInlineAsmMemoryOperand()
|
| /llvm-project-15.0.7/llvm/lib/Target/XCore/ |
| H A D | XCoreISelDAGToDAG.cpp | 112 std::vector<SDValue> &OutOps) { in SelectInlineAsmMemoryOperand()
|
| /llvm-project-15.0.7/llvm/lib/Target/Lanai/ |
| H A D | LanaiISelDAGToDAG.cpp | 252 const SDValue &Op, unsigned ConstraintCode, std::vector<SDValue> &OutOps) { in SelectInlineAsmMemoryOperand()
|
| /llvm-project-15.0.7/llvm/lib/Target/Sparc/ |
| H A D | SparcISelDAGToDAG.cpp | 378 std::vector<SDValue> &OutOps) { in SelectInlineAsmMemoryOperand()
|
| /llvm-project-15.0.7/llvm/lib/Target/MSP430/ |
| H A D | MSP430ISelDAGToDAG.cpp | 282 std::vector<SDValue> &OutOps) { in SelectInlineAsmMemoryOperand()
|
| /llvm-project-15.0.7/llvm/lib/Target/CSKY/ |
| H A D | CSKYISelDAGToDAG.cpp | 383 const SDValue &Op, unsigned ConstraintID, std::vector<SDValue> &OutOps) { in SelectInlineAsmMemoryOperand()
|
| /llvm-project-15.0.7/llvm/lib/Target/Mips/ |
| H A D | MipsISelDAGToDAG.cpp | 312 std::vector<SDValue> &OutOps) { in SelectInlineAsmMemoryOperand()
|
| H A D | MipsSEISelDAGToDAG.cpp | 1384 std::vector<SDValue> &OutOps) { in SelectInlineAsmMemoryOperand()
|
| /llvm-project-15.0.7/llvm/lib/Target/AVR/ |
| H A D | AVRISelDAGToDAG.cpp | 199 const SDValue &Op, unsigned ConstraintCode, std::vector<SDValue> &OutOps) { in SelectInlineAsmMemoryOperand()
|
| /llvm-project-15.0.7/llvm/lib/Target/BPF/ |
| H A D | BPFISelDAGToDAG.cpp | 158 const SDValue &Op, unsigned ConstraintCode, std::vector<SDValue> &OutOps) { in SelectInlineAsmMemoryOperand()
|
| /llvm-project-15.0.7/llvm/include/llvm/CodeGen/ |
| H A D | SelectionDAGISel.h | 95 std::vector<SDValue> &OutOps) { in SelectInlineAsmMemoryOperand()
|
| /llvm-project-15.0.7/llvm/lib/Target/NVPTX/ |
| H A D | NVPTXISelDAGToDAG.cpp | 3687 const SDValue &Op, unsigned ConstraintID, std::vector<SDValue> &OutOps) { in SelectInlineAsmMemoryOperand()
|
| /llvm-project-15.0.7/llvm/lib/Target/SystemZ/ |
| H A D | SystemZISelDAGToDAG.cpp | 1676 std::vector<SDValue> &OutOps) { in SelectInlineAsmMemoryOperand()
|
| /llvm-project-15.0.7/llvm/lib/Target/Hexagon/ |
| H A D | HexagonISelDAGToDAG.cpp | 920 std::vector<SDValue> &OutOps) { in SelectInlineAsmMemoryOperand()
|
| /llvm-project-15.0.7/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelDAGToDAG.cpp | 1734 const SDValue &Op, unsigned ConstraintID, std::vector<SDValue> &OutOps) { in SelectInlineAsmMemoryOperand()
|
| /llvm-project-15.0.7/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelDAGToDAG.cpp | 450 const SDValue &Op, unsigned ConstraintID, std::vector<SDValue> &OutOps) { in SelectInlineAsmMemoryOperand()
|
| /llvm-project-15.0.7/llvm/lib/Target/X86/ |
| H A D | X86ISelDAGToDAG.cpp | 6167 std::vector<SDValue> &OutOps) { in SelectInlineAsmMemoryOperand()
|
| /llvm-project-15.0.7/llvm/lib/Target/PowerPC/ |
| H A D | PPCISelLowering.cpp | 8847 SDValue OutOps[] = { OutLo, OutHi }; in LowerSHL_PARTS() local
8876 SDValue OutOps[] = { OutLo, OutHi }; in LowerSRL_PARTS() local
8905 SDValue OutOps[] = { OutLo, OutHi }; in LowerSRA_PARTS() local
|
| H A D | PPCISelDAGToDAG.cpp | 382 std::vector<SDValue> &OutOps) override { in SelectInlineAsmMemoryOperand()
|
| /llvm-project-15.0.7/llvm/lib/Target/ARM/ |
| H A D | ARMISelDAGToDAG.cpp | 5890 std::vector<SDValue> &OutOps) { in SelectInlineAsmMemoryOperand()
|
| /llvm-project-15.0.7/clang/lib/CodeGen/ |
| H A D | CGBuiltin.cpp | 13843 Value *OutOps[2]; in EmitX86BuiltinExpr() local
|