| /llvm-project-15.0.7/llvm/include/llvm/CodeGen/GlobalISel/ |
| H A D | CombinerInfo.h | 29 const LegalizerInfo *LInfo, bool OptEnabled, bool OptSize, in CombinerInfo()
|
| /llvm-project-15.0.7/llvm/lib/Target/BPF/ |
| H A D | BPFTargetTransformInfo.h | 75 TTI::MemCmpExpansionOptions enableMemCmpExpansion(bool OptSize, in enableMemCmpExpansion()
|
| /llvm-project-15.0.7/llvm/lib/Target/AArch64/GISel/ |
| H A D | AArch64O0PreLegalizerCombiner.cpp | 59 AArch64O0PreLegalizerCombinerInfo(bool EnableOpt, bool OptSize, bool MinSize, in AArch64O0PreLegalizerCombinerInfo()
|
| H A D | AArch64PreLegalizerCombiner.cpp | 364 AArch64PreLegalizerCombinerInfo(bool EnableOpt, bool OptSize, bool MinSize, in AArch64PreLegalizerCombinerInfo()
|
| H A D | AArch64PostLegalizerCombiner.cpp | 348 AArch64PostLegalizerCombinerInfo(bool EnableOpt, bool OptSize, bool MinSize, in AArch64PostLegalizerCombinerInfo()
|
| H A D | AArch64PostLegalizerLowering.cpp | 992 AArch64PostLegalizerLoweringInfo(bool OptSize, bool MinSize) in AArch64PostLegalizerLoweringInfo()
|
| /llvm-project-15.0.7/llvm/lib/Target/Mips/ |
| H A D | MipsPostLegalizerCombiner.cpp | 47 MipsPostLegalizerCombinerInfo(bool EnableOpt, bool OptSize, bool MinSize, in MipsPostLegalizerCombinerInfo()
|
| /llvm-project-15.0.7/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUPreLegalizerCombiner.cpp | 185 AMDGPUPreLegalizerCombinerInfo(bool EnableOpt, bool OptSize, bool MinSize, in AMDGPUPreLegalizerCombinerInfo()
|
| H A D | AMDGPUPostLegalizerCombiner.cpp | 334 AMDGPUPostLegalizerCombinerInfo(bool EnableOpt, bool OptSize, bool MinSize, in AMDGPUPostLegalizerCombinerInfo()
|
| H A D | AMDGPURegBankCombiner.cpp | 385 AMDGPURegBankCombinerInfo(bool EnableOpt, bool OptSize, bool MinSize, in AMDGPURegBankCombinerInfo()
|
| /llvm-project-15.0.7/llvm/lib/CodeGen/ |
| H A D | MachineCombiner.cpp | 80 bool OptSize; member in __anonec91dd480111::MachineCombiner
|
| H A D | CodeGenPrepare.cpp | 333 bool OptSize; member in __anon78e22a880111::CodeGenPrepare 3160 bool OptSize; member in __anon78e22a880c11::AddressingModeMatcher 3173 bool OptSize, ProfileSummaryInfo *PSI, BlockFrequencyInfo *BFI) in AddressingModeMatcher() 3198 bool OptSize, ProfileSummaryInfo *PSI, BlockFrequencyInfo *BFI) { in Match() 4882 const TargetRegisterInfo &TRI, bool OptSize, ProfileSummaryInfo *PSI, in FindAllMemoryUses()
|
| /llvm-project-15.0.7/llvm/lib/Target/NVPTX/ |
| H A D | NVPTXISelLowering.cpp | 4719 unsigned OptSize, in IsMulWideOperandDemotable() 4746 unsigned OptSize, in AreMulWideOperandsDemotable() 4789 unsigned OptSize = MulType.getSizeInBits() >> 1; in TryMULWIDECombine() local
|
| /llvm-project-15.0.7/llvm/lib/Target/PowerPC/ |
| H A D | PPCTargetTransformInfo.cpp | 834 PPCTTIImpl::enableMemCmpExpansion(bool OptSize, bool IsZeroCmp) const { in enableMemCmpExpansion()
|
| /llvm-project-15.0.7/llvm/include/llvm/CodeGen/ |
| H A D | TargetLowering.h | 1642 unsigned getMaxStoresPerMemset(bool OptSize) const { in getMaxStoresPerMemset() 1652 unsigned getMaxStoresPerMemcpy(bool OptSize) const { in getMaxStoresPerMemcpy() 1671 unsigned getMaxExpandSizeMemcmp(bool OptSize) const { in getMaxExpandSizeMemcmp() 1681 unsigned getMaxStoresPerMemmove(bool OptSize) const { in getMaxStoresPerMemmove()
|
| /llvm-project-15.0.7/llvm/include/llvm/Analysis/ |
| H A D | TargetTransformInfoImpl.h | 349 TTI::MemCmpExpansionOptions enableMemCmpExpansion(bool OptSize, in enableMemCmpExpansion()
|
| H A D | TargetTransformInfo.h | 2109 MemCmpExpansionOptions enableMemCmpExpansion(bool OptSize, in enableMemCmpExpansion()
|
| /llvm-project-15.0.7/llvm/lib/Analysis/ |
| H A D | TargetTransformInfo.cpp | 537 TargetTransformInfo::enableMemCmpExpansion(bool OptSize, bool IsZeroCmp) const { in enableMemCmpExpansion()
|
| /llvm-project-15.0.7/llvm/lib/CodeGen/GlobalISel/ |
| H A D | LegalizerHelper.cpp | 7459 bool OptSize = shouldLowerMemFuncForSize(MF); in lowerMemset() local 7721 bool OptSize = shouldLowerMemFuncForSize(MF); in lowerMemmove() local 7864 bool OptSize = shouldLowerMemFuncForSize(MF); in lowerMemCpyFamily() local
|
| /llvm-project-15.0.7/llvm/lib/Target/AArch64/ |
| H A D | AArch64TargetTransformInfo.cpp | 2182 AArch64TTIImpl::enableMemCmpExpansion(bool OptSize, bool IsZeroCmp) const { in enableMemCmpExpansion()
|
| H A D | AArch64ISelLowering.cpp | 20776 bool OptSize = Attr.hasFnAttr(Attribute::MinSize); in isIntDivCheap() local
|
| /llvm-project-15.0.7/llvm/lib/Target/X86/ |
| H A D | X86TargetTransformInfo.cpp | 5484 X86TTIImpl::enableMemCmpExpansion(bool OptSize, bool IsZeroCmp) const { in enableMemCmpExpansion()
|
| H A D | X86ISelLowering.cpp | 56393 bool OptSize = Attr.hasFnAttr(Attribute::MinSize); in isIntDivCheap() local
|
| /llvm-project-15.0.7/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | SelectionDAG.cpp | 6769 bool OptSize = shouldLowerMemFuncForSize(MF, DAG); in getMemcpyLoadsAndStores() local 6969 bool OptSize = shouldLowerMemFuncForSize(MF, DAG); in getMemmoveLoadsAndStores() local 7081 bool OptSize = shouldLowerMemFuncForSize(MF, DAG); in getMemsetStores() local
|
| /llvm-project-15.0.7/clang/lib/Frontend/ |
| H A D | CompilerInvocation.cpp | 3950 OptSize = getOptimizationLevelSize(Args); in ParseLangArgs() local
|