| /llvm-project-15.0.7/llvm/tools/llvm-exegesis/lib/ |
| H A D | MCInstrDescView.h | 66 struct Operand { struct
88 const MCOperandInfo *Info = nullptr; // Set for Explicit Op. argument
89 Optional<uint8_t> TiedToIndex; // Set for Reg&Explicit Op.
90 const MCPhysReg *ImplicitReg = nullptr; // Set for Implicit Op.
91 Optional<uint8_t> VariableIndex; // Set for Explicit Op.
|
| H A D | MCInstrDescView.cpp | 94 SmallVector<Operand, 8> Operands, in Instruction()
115 Operand Operand; in create() local
133 Operand Operand; in create() local
142 Operand Operand; in create() local
|
| /llvm-project-15.0.7/lldb/include/lldb/Core/ |
| H A D | Disassembler.h | 198 struct Operand { struct
207 std::vector<Operand> m_children; argument
215 static Operand BuildRegister(ConstString &r); argument
|
| /llvm-project-15.0.7/flang/include/flang/Evaluate/ |
| H A D | expression.h | 126 template <int J> using Operand = std::tuple_element_t<J, OperandTypes>; variable
218 using Operand = SomeKind<FROMCAT>; member
227 using Operand = A; member
|
| /llvm-project-15.0.7/llvm/lib/Target/PowerPC/MCTargetDesc/ |
| H A D | PPCELFStreamer.cpp | 139 const MCOperand &Operand = Inst.getOperand(Inst.getNumOperands() - 1); in emitGOTToPCRelReloc() local
174 const MCOperand &Operand = Inst.getOperand(Inst.getNumOperands() - 1); in emitGOTToPCRelLabel() local
209 const MCOperand &Operand = Inst.getOperand(LastOp); in isPartOfGOTToPCRelPair() local
|
| /llvm-project-15.0.7/llvm/lib/Target/NVPTX/ |
| H A D | NVPTXGenericToNVVM.cpp | 108 Value *Operand = II.getOperand(i); in runOnModule() local
200 Value *Operand = C->getOperand(i); in remapConstantVectorOrConstantAggregate() local
239 Value *Operand = C->getOperand(i); in remapConstantExpr() local
|
| H A D | NVVMReflect.cpp | 142 const Value *Operand = cast<Constant>(Str)->getOperand(0); in runNVVMReflect() local
|
| /llvm-project-15.0.7/llvm/lib/DebugInfo/DWARF/ |
| H A D | DWARFExpression.cpp | 130 for (unsigned Operand = 0; Operand < 2; ++Operand) { in extract() local
212 unsigned Operand) { in prettyPrintBaseTypeRef()
283 for (unsigned Operand = 0; Operand < 2; ++Operand) { in print() local
361 for (unsigned Operand = 0; Operand < 2; ++Operand) { in verify() local
|
| /llvm-project-15.0.7/llvm/lib/Target/Hexagon/MCTargetDesc/ |
| H A D | HexagonMCInstrInfo.h | 338 PredicateInfo(unsigned Register, unsigned Operand, bool PredicatedTrue) in PredicateInfo()
342 unsigned Operand; variable
|
| /llvm-project-15.0.7/lldb/include/lldb/Symbol/ |
| H A D | PostfixExpression.h | 143 const Node *Operand() const { return m_operand; } in Operand() function
144 Node *&Operand() { return m_operand; } in Operand() function
|
| /llvm-project-15.0.7/llvm/lib/Transforms/Coroutines/ |
| H A D | CoroEarly.cpp | 61 Value *Operand = Intrin->getArgOperand(0); in lowerCoroPromise() local
86 Value *Operand = II->getArgOperand(0); in lowerCoroDone() local
|
| /llvm-project-15.0.7/llvm/lib/Target/AMDGPU/ |
| H A D | SIPeepholeSDWA.cpp | 444 MachineOperand *Operand = TII->getNamedOperand(MI, AMDGPU::OpName::vdst); in convertToSDWA() local
819 static raw_ostream& operator<<(raw_ostream &OS, const SDWAOperand &Operand) { in operator <<()
827 if (auto Operand = matchSDWAOperand(MI)) { in matchSDWAOperands() local
1132 for (auto &Operand : SDWAOperands) { in convertToSDWA() local
1215 const auto &Operand = OperandPair.second; in runOnMachineFunction() local
1228 const auto &Operand = OperandPair.second; in runOnMachineFunction() local
|
| /llvm-project-15.0.7/llvm/lib/Target/X86/ |
| H A D | X86InstrBuilder.h | 93 unsigned Operand) { in getAddressFromInstr()
132 static inline void setDirectAddressInInstr(MachineInstr *MI, unsigned Operand, in setDirectAddressInInstr()
|
| /llvm-project-15.0.7/llvm/lib/CodeGen/ |
| H A D | AggressiveAntiDepBreaker.h | 45 MachineOperand *Operand; member
|
| /llvm-project-15.0.7/llvm/lib/Transforms/Scalar/ |
| H A D | CorrelatedValuePropagation.cpp | 822 struct Operand { in processSRem() struct
823 Value *V; in processSRem()
824 Domain D; in processSRem()
878 struct Operand { in processSDiv() struct
879 Value *V; in processSDiv()
880 Domain D; in processSDiv()
|
| /llvm-project-15.0.7/llvm/tools/llvm-cfi-verify/lib/ |
| H A D | FileAnalysis.cpp | 148 for (const auto &Operand : InstrMeta.Instruction) { in usesRegisterOperand() local
314 for (const auto &Operand : IndirectCF.Instruction) { in indirectCFOperandClobber() local
353 const auto &Operand = NodeInstr.Instruction.getOperand(i); in indirectCFOperandClobber() local
|
| /llvm-project-15.0.7/bolt/lib/Passes/ |
| H A D | AllocCombiner.cpp | 47 for (const MCOperand &Operand : MCPlus::primeOperands(Inst)) in isIndifferentToSP() local
|
| /llvm-project-15.0.7/llvm/lib/Analysis/ |
| H A D | IVUsers.cpp | 97 static bool IVUseShouldUsePostIncValue(Instruction *User, Value *Operand, in IVUseShouldUsePostIncValue()
246 IVStrideUse &IVUsers::AddUser(Instruction *User, Value *Operand) { in AddUser()
|
| H A D | CodeMetrics.cpp | 34 for (const Value *Operand : U->operands()) in appendSpeculatableOperands() local
|
| /llvm-project-15.0.7/llvm/utils/TableGen/ |
| H A D | PseudoLoweringEmitter.cpp | 27 enum MapKind { Operand, Imm, Reg }; enumerator
30 unsigned Operand; // Operand number mapped to. member
|
| /llvm-project-15.0.7/llvm/lib/Target/DirectX/ |
| H A D | DXILPrepare.cpp | 86 Instruction &Inst, Value *Operand, in maybeGenerateBitcast()
|
| /llvm-project-15.0.7/llvm/lib/Transforms/AggressiveInstCombine/ |
| H A D | TruncInstCombine.cpp | 212 for (auto *Operand : Operands) in getMinBitWidth() local
227 for (auto *Operand : Operands) in getMinBitWidth() local
|
| /llvm-project-15.0.7/mlir/include/mlir/TableGen/ |
| H A D | Pattern.h | 282 enum class Kind : uint8_t { Attr, Operand, Result, Value, MultipleValues }; enumerator
|
| /llvm-project-15.0.7/llvm/lib/FuzzMutate/ |
| H A D | RandomIRBuilder.cpp | 73 static bool isCompatibleReplacement(const Instruction *I, const Use &Operand, in isCompatibleReplacement()
|
| /llvm-project-15.0.7/bolt/lib/Core/ |
| H A D | MCPlusBuilder.cpp | 340 const MCOperand &Operand = Inst.getOperand(I); in getClobberedRegs() local
377 const MCOperand &Operand = Inst.getOperand(I); in getWrittenRegs() local
526 MCOperand Operand; in setOperandToSymbolRef() local
|