drm/amd/display: Reset DSC memory status[WHY]When system exits idle state followed by enabling the display,DSC memory may still be forced in a deep sleep or shutdown state.Intermittent DSC corr
drm/amd/display: Reset DSC memory status[WHY]When system exits idle state followed by enabling the display,DSC memory may still be forced in a deep sleep or shutdown state.Intermittent DSC corruption is seen when display is visible.[HOW]When DSC is enabled, reset dsc memory to force and disable status.Reviewed-by: Nicholas Kazlauskas <[email protected]>Cc: Mario Limonciello <[email protected]>Cc: Alex Deucher <[email protected]>Cc: [email protected]Signed-off-by: Alex Hung <[email protected]>Signed-off-by: Duncan Ma <[email protected]>Tested-by: Daniel Wheeler <[email protected]>Signed-off-by: Alex Deucher <[email protected]>
show more ...
drm/amd/display: Refactor DSC into component folder[why]To refactor DSC and make DSC files unit testable.[how]moved the dcnxx_dsc.c and .h filesinto corresponding dcn folders insidethe dsc
drm/amd/display: Refactor DSC into component folder[why]To refactor DSC and make DSC files unit testable.[how]moved the dcnxx_dsc.c and .h filesinto corresponding dcn folders insidethe dsc and cleared the linkage errors.Reviewed-by: Wenjing Liu <[email protected]>Acked-by: Hamza Mahfooz <[email protected]>Signed-off-by: Bhuvana Chandra Pinninti <[email protected]>Signed-off-by: Alex Deucher <[email protected]>