1; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
2; RUN: llc -mtriple=amdgcn--amdpal -mcpu=gfx900 -verify-machineinstrs < %s | FileCheck -check-prefixes=GCN -enable-var-scope %s
3; RUN: llc -global-isel -mtriple=amdgcn--amdpal -mcpu=gfx900 -verify-machineinstrs < %s | FileCheck -check-prefixes=GCN -enable-var-scope %s
4
5; Callee with SGPR and VGPR arguments
6define hidden amdgpu_gfx float @callee(float %v.arg0, float inreg %s.arg1) {
7; GCN-LABEL: callee:
8; GCN:       ; %bb.0:
9; GCN-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
10; GCN-NEXT:    v_add_f32_e32 v0, s4, v0
11; GCN-NEXT:    s_setpc_b64 s[30:31]
12  %add = fadd float %v.arg0, %s.arg1
13  ret float %add
14}
15
16define amdgpu_gfx float @caller(float %arg0) {
17; GCN-LABEL: caller:
18; GCN:       ; %bb.0:
19; GCN-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
20; GCN-NEXT:    s_or_saveexec_b64 s[34:35], -1
21; GCN-NEXT:    buffer_store_dword v1, off, s[0:3], s32 ; 4-byte Folded Spill
22; GCN-NEXT:    s_mov_b64 exec, s[34:35]
23; GCN-NEXT:    v_writelane_b32 v1, s33, 3
24; GCN-NEXT:    v_writelane_b32 v1, s4, 0
25; GCN-NEXT:    s_mov_b32 s33, s32
26; GCN-NEXT:    s_addk_i32 s32, 0x400
27; GCN-NEXT:    v_writelane_b32 v1, s30, 1
28; GCN-NEXT:    v_add_f32_e32 v0, 1.0, v0
29; GCN-NEXT:    s_mov_b32 s4, 2.0
30; GCN-NEXT:    v_writelane_b32 v1, s31, 2
31; GCN-NEXT:    s_getpc_b64 s[34:35]
32; GCN-NEXT:    s_add_u32 s34, s34, callee@rel32@lo+4
33; GCN-NEXT:    s_addc_u32 s35, s35, callee@rel32@hi+12
34; GCN-NEXT:    s_swappc_b64 s[30:31], s[34:35]
35; GCN-NEXT:    v_readlane_b32 s31, v1, 2
36; GCN-NEXT:    v_readlane_b32 s30, v1, 1
37; GCN-NEXT:    v_readlane_b32 s4, v1, 0
38; GCN-NEXT:    s_addk_i32 s32, 0xfc00
39; GCN-NEXT:    v_readlane_b32 s33, v1, 3
40; GCN-NEXT:    s_or_saveexec_b64 s[34:35], -1
41; GCN-NEXT:    buffer_load_dword v1, off, s[0:3], s32 ; 4-byte Folded Reload
42; GCN-NEXT:    s_mov_b64 exec, s[34:35]
43; GCN-NEXT:    s_waitcnt vmcnt(0)
44; GCN-NEXT:    s_setpc_b64 s[30:31]
45  %add = fadd float %arg0, 1.0
46  %call = tail call amdgpu_gfx float @callee(float %add, float inreg 2.0)
47  ret float %call
48}
49