Home
last modified time | relevance | path

Searched refs:OperandType (Results 1 – 25 of 96) sorted by relevance

1234

/llvm-project-15.0.7/mlir/include/mlir/IR/
H A DUseDefLists.h23 template <typename OperandType>
25 template <typename OperandType>
27 template <typename UseIteratorT, typename OperandType>
171 template <typename OperandType>
199 using use_iterator = ValueUseIterator<OperandType>;
234 OperandType *getFirstUse() const { return (OperandType *)firstUse; } in getFirstUse()
249 template <typename OperandType>
253 OperandType> {
261 OperandType *getOperand() const { return (OperandType *)current; } in getOperand()
262 OperandType &operator*() const { return *getOperand(); }
[all …]
/llvm-project-15.0.7/llvm/utils/TableGen/
H A DAsmWriterInst.h35 } OperandType; member
54 AsmWriterOperand(OpType op = isLiteralTextOperand):OperandType(op) {} in OperandType() function
58 : OperandType(op), Str(LitStr) {} in OperandType() function
63 : OperandType(op), MIOpNo(_MIOpNo), Str(Printer), MiModifier(Modifier), in OperandType() function
67 if (OperandType != Other.OperandType || Str != Other.Str) return true;
68 if (OperandType == isMachineInstrOperand)
100 Operands.back().OperandType == AsmWriterOperand::isLiteralTextOperand) in AddLiteralString()
H A DAsmWriterInst.cpp25 if (OperandType == isLiteralTextOperand) { in getCode()
31 if (OperandType == isLiteralStatementOperand) in getCode()
181 OpInfo.OperandType == "MCOI::OPERAND_PCREL"); in AsmWriterInst()
H A DWebAssemblyDisassemblerEmitter.cpp118 assert(Op.OperandType != "MCOI::OPERAND_UNKNOWN"); in emitWebAssemblyDisassemblerTables()
119 CurOperandList.push_back(Op.OperandType); in emitWebAssemblyDisassemblerTables()
H A DCodeGenInstruction.cpp78 std::string OperandType = "OPERAND_UNKNOWN"; in CGIOperandList() local
84 OperandType = std::string(Rec->getValueAsString("OperandType")); in CGIOperandList()
89 OperandType = std::string(Rec->getValueAsString("OperandType")); in CGIOperandList()
117 OperandType = "OPERAND_REGISTER"; in CGIOperandList()
137 std::string(EncoderMethod), OperandNamespace + "::" + OperandType, in CGIOperandList()
H A DCodeGenInstruction.h96 std::string OperandType; member
124 OperandType(OT), MIOperandNo(MION), MINumOperands(MINO), in OperandInfo()
H A DX86DisassemblerTables.cpp50 static inline const char* stringForOperandType(OperandType type) { in stringForOperandType()
818 typedef SmallVector<std::pair<OperandEncoding, OperandType>, in emitInstructionInfo()
828 OperandType Type = (OperandType)Operand.type; in emitInstructionInfo()
858 OperandType Type = (OperandType)Operand.type; in emitInstructionInfo()
/llvm-project-15.0.7/llvm/include/llvm/MC/
H A DMCInstrDesc.h57 enum OperandType { enum
96 uint8_t OperandType; variable
118 return OperandType >= MCOI::OPERAND_FIRST_GENERIC && in isGenericType()
119 OperandType <= MCOI::OPERAND_LAST_GENERIC; in isGenericType()
124 return OperandType - MCOI::OPERAND_FIRST_GENERIC; in getGenericTypeIndex()
128 return OperandType >= MCOI::OPERAND_FIRST_GENERIC_IMM && in isGenericImm()
129 OperandType <= MCOI::OPERAND_LAST_GENERIC_IMM; in isGenericImm()
134 return OperandType - MCOI::OPERAND_FIRST_GENERIC_IMM; in getGenericImmIndex()
/llvm-project-15.0.7/llvm/lib/Target/WebAssembly/
H A DWebAssemblyInstrInfo.td146 let OperandType = "OPERAND_LOCAL" in
149 let OperandType = "OPERAND_GLOBAL" in {
158 let OperandType = "OPERAND_I32IMM" in
161 let OperandType = "OPERAND_I64IMM" in
164 let OperandType = "OPERAND_F32IMM" in
167 let OperandType = "OPERAND_F64IMM" in
185 let OperandType = "OPERAND_TABLE" in
188 let OperandType = "OPERAND_OFFSET32" in
191 let OperandType = "OPERAND_OFFSET64" in
199 let OperandType = "OPERAND_TAG" in
[all …]
H A DWebAssemblySetP2AlignOperands.cpp65 assert(MI.getDesc().OpInfo[OperandNo].OperandType == in rewriteP2Align()
H A DWebAssemblyMCInstLower.cpp198 if (Info.OperandType == WebAssembly::OPERAND_TYPEINDEX) { in lower()
224 } else if (Info.OperandType == WebAssembly::OPERAND_SIGNATURE) { in lower()
/llvm-project-15.0.7/llvm/lib/Target/PowerPC/
H A DPPCRegisterInfo.td738 let OperandType = "OPERAND_PCREL";
754 let OperandType = "OPERAND_PCREL";
766 let OperandType = "OPERAND_PCREL";
877 let OperandType = "OPERAND_MEMORY";
882 let OperandType = "OPERAND_MEMORY";
889 let OperandType = "OPERAND_MEMORY";
897 let OperandType = "OPERAND_MEMORY";
904 let OperandType = "OPERAND_MEMORY";
911 let OperandType = "OPERAND_MEMORY";
918 let OperandType = "OPERAND_MEMORY";
[all …]
/llvm-project-15.0.7/llvm/tools/llvm-exegesis/lib/
H A DSnippetGenerator.cpp230 if (Op.getExplicitOperandInfo().OperandType >= in randomizeMCOperand()
231 MCOI::OperandType::OPERAND_FIRST_TARGET) in randomizeMCOperand()
234 switch (Op.getExplicitOperandInfo().OperandType) { in randomizeMCOperand()
235 case MCOI::OperandType::OPERAND_IMMEDIATE: in randomizeMCOperand()
239 case MCOI::OperandType::OPERAND_REGISTER: { in randomizeMCOperand()
/llvm-project-15.0.7/llvm/lib/Target/ARM/MCTargetDesc/
H A DARMMCTargetDesc.h116 enum OperandType { enum
120 inline bool isVpred(OperandType op) { in isVpred()
124 return isVpred(static_cast<OperandType>(op)); in isVpred()
/llvm-project-15.0.7/llvm/lib/Target/WebAssembly/MCTargetDesc/
H A DWebAssemblyMCCodeEmitter.cpp97 << int(Info.OperandType) << "\n"); in encodeInstruction()
98 switch (Info.OperandType) { in encodeInstruction()
140 switch (Info.OperandType) { in encodeInstruction()
/llvm-project-15.0.7/clang/include/clang/Sema/
H A DDelayedDiagnostic.h163 DD.ForbiddenTypeData.OperandType = type.getAsOpaquePtr(); in makeForbiddenType()
218 return QualType::getFromOpaquePtr(ForbiddenTypeData.OperandType); in getForbiddenTypeOperand()
250 void *OperandType; member
/llvm-project-15.0.7/llvm/lib/Target/CSKY/MCTargetDesc/
H A DCSKYBaseInfo.h62 enum OperandType : unsigned { enum
/llvm-project-15.0.7/llvm/lib/DebugInfo/DWARF/
H A DDWARFDebugFrame.cpp396 const char *CFIProgram::operandTypeString(CFIProgram::OperandType OT) { in operandTypeString()
422 OperandType Type = CFIP.getOperandTypes()[Opcode][OperandIdx]; in getOperandAsUnsigned()
467 OperandType Type = CFIP.getOperandTypes()[Opcode][OperandIdx]; in getOperandAsSigned()
793 ArrayRef<CFIProgram::OperandType[CFIProgram::MaxOperands]>
795 static OperandType OpTypes[DW_CFA_restore + 1][MaxOperands]; in getOperandTypes()
798 return ArrayRef<OperandType[MaxOperands]>(&OpTypes[0], DW_CFA_restore + 1); in getOperandTypes()
851 return ArrayRef<OperandType[MaxOperands]>(&OpTypes[0], DW_CFA_restore + 1); in getOperandTypes()
861 OperandType Type = getOperandTypes()[Opcode][OperandIdx]; in printOperand()
/llvm-project-15.0.7/llvm/lib/Target/Mips/MCTargetDesc/
H A DMipsBaseInfo.h132 enum OperandType : unsigned { enum
/llvm-project-15.0.7/llvm/lib/Target/AMDGPU/
H A DSIRegisterInfo.td924 let OperandType = opType#"_INT16";
930 let OperandType = opType#"_FP16";
936 let OperandType = opType#"_INT32";
942 let OperandType = opType#"_FP32";
948 let OperandType = opType#"_V2INT16";
954 let OperandType = opType#"_V2FP16";
965 let OperandType = opType#"_INT64";
970 let OperandType = opType#"_FP64";
976 let OperandType = opType#"_V2FP32";
982 let OperandType = opType#"_V2INT32";
[all …]
H A DSIInstrInfo.h809 bool isInlineConstant(const MachineOperand &MO, uint8_t OperandType) const;
813 return isInlineConstant(MO, OpInfo.OperandType); in isInlineConstant()
834 return isInlineConstant(MO, MI.getDesc().OpInfo[OpIdx].OperandType); in isInlineConstant()
851 return isInlineConstant(MO, MI.getDesc().OpInfo[OpIdx].OperandType); in isInlineConstant()
861 return MO.isImm() && !isInlineConstant(MO, OpInfo.OperandType); in isLiteralConstant()
922 assert(OpInfo.OperandType == MCOI::OPERAND_IMMEDIATE); in getOpSize()
/llvm-project-15.0.7/llvm/tools/llvm-exegesis/lib/X86/
H A DTarget.cpp224 Op.getExplicitOperandInfo().OperandType == MCOI::OPERAND_PCREL) in isInvalidOpcode()
815 switch (Op.getExplicitOperandInfo().OperandType) { in randomizeTargetMCOperand()
816 case X86::OperandType::OPERAND_ROUNDING_CONTROL: in randomizeTargetMCOperand()
825 .concat(Twine(Op.getExplicitOperandInfo().OperandType))); in randomizeTargetMCOperand()
917 switch (Instr.getPrimaryOperand(Var).getExplicitOperandInfo().OperandType) { in generateInstructionVariants()
922 case X86::OperandType::OPERAND_COND_CODE: { in generateInstructionVariants()
/llvm-project-15.0.7/llvm/test/TableGen/
H A DAsmWriterPCRelOp.td17 let OperandType = "OPERAND_PCREL";
/llvm-project-15.0.7/llvm/lib/Target/AArch64/MCTargetDesc/
H A DAArch64MCTargetDesc.h70 enum OperandType { enum
/llvm-project-15.0.7/llvm/include/llvm/DebugInfo/DWARF/
H A DDWARFDebugFrame.h502 enum OperandType { enum
516 static const char *operandTypeString(OperandType OT);
520 static ArrayRef<OperandType[MaxOperands]> getOperandTypes();

1234