Home
last modified time | relevance | path

Searched refs:base_queue (Results 1 – 16 of 16) sorted by relevance

/dpdk/drivers/net/liquidio/
H A Dlio_ethdev.h121 uint64_t base_queue : 16; member
131 uint64_t base_queue : 16;
H A Dlio_ethdev.c1756 if_cfg.s.base_queue = 0; in lio_dev_configure()
/dpdk/drivers/net/ice/
H A Dice_ethdev.h288 uint16_t base_queue; /* The first queue index of this VSI */ member
474 uint16_t base_queue; /* The base queue pairs index in the device */ member
H A Dice_switch_filter.c1684 uint16_t base_queue, i; in ice_switch_parse_action() local
1690 base_queue = pf->base_queue + vsi->base_queue; in ice_switch_parse_action()
1702 base_queue + act_qgrop->queue[0]; in ice_switch_parse_action()
1728 base_queue + act_q->index; in ice_switch_parse_action()
H A Dice_ethdev.c851 info->q_mapping[0] = rte_cpu_to_le_16(vsi->base_queue); in ice_vsi_config_tc_queue_mapping()
1528 vsi->base_queue = 1; in ice_setup_vsi()
1579 vsi->base_queue = ICE_FDIR_QUEUE_ID; in ice_setup_vsi()
1809 pf->base_queue = reg & PFLAN_RX_QALLOC_FIRSTQ_M; in ice_base_queue_get()
3332 int base_queue, int nb_queue) in __vsi_queues_bind_intr() argument
3347 base_queue + i, msix_vect); in __vsi_queues_bind_intr()
3356 ICE_WRITE_REG(hw, QRX_ITR(base_queue + i), in __vsi_queues_bind_intr()
3360 ICE_WRITE_REG(hw, QRX_ITR(base_queue + i), 0); in __vsi_queues_bind_intr()
3363 ICE_WRITE_REG(hw, QINT_RQCTL(base_queue + i), val); in __vsi_queues_bind_intr()
3401 vsi->base_queue + i, in ice_vsi_queues_bind_intr()
[all …]
H A Dice_rxtx.c1112 rxq->reg_idx = vsi->base_queue + queue_idx; in ice_rx_queue_setup()
1358 txq->reg_idx = vsi->base_queue + queue_idx; in ice_tx_queue_setup()
2262 txq->reg_idx = pf->fdir.fdir_vsi->base_queue; in ice_fdir_setup_tx_resources()
2321 rxq->reg_idx = pf->fdir.fdir_vsi->base_queue; in ice_fdir_setup_rx_resources()
H A Dice_fdir_filter.c535 vsi->base_queue); in ice_fdir_setup()
/dpdk/drivers/net/i40e/
H A Di40e_pf.c70 uint16_t qbase = vf->vsi->base_queue; in i40e_pf_vf_queues_mapping()
396 uint16_t abs_queue_id = vf->vsi->base_queue + rxq->queue_id; in i40e_pf_host_hmc_config_rxq()
465 uint16_t abs_queue_id = vsi->base_queue + txq->queue_id; in i40e_pf_host_hmc_config_txq()
618 qid = vf->vsi->base_queue + i / 2; in i40e_pf_config_irq_link_list()
749 uint16_t baseq = vf->vsi->base_queue; in i40e_pf_host_switch_queues()
H A Di40e_fdir.c142 I40E_QRX_TAIL(rxq->vsi->base_queue); in i40e_fdir_rx_queue_init()
211 err = i40e_switch_tx_queue(hw, vsi->base_queue, TRUE); in i40e_fdir_setup()
225 err = i40e_switch_rx_queue(hw, vsi->base_queue, TRUE); in i40e_fdir_setup()
263 vsi->base_queue); in i40e_fdir_setup()
296 int err = i40e_switch_tx_queue(hw, vsi->base_queue, FALSE); in i40e_fdir_teardown()
299 err = i40e_switch_rx_queue(hw, vsi->base_queue, FALSE); in i40e_fdir_teardown()
H A Di40e_ethdev.c2000 int base_queue, int nb_queue, in __vsi_queues_bind_intr() argument
2012 ((base_queue + i + 1) << in __vsi_queues_bind_intr()
2029 (base_queue << in __vsi_queues_bind_intr()
2038 (base_queue << in __vsi_queues_bind_intr()
2053 (base_queue << in __vsi_queues_bind_intr()
2063 (base_queue << in __vsi_queues_bind_intr()
2128 vsi->base_queue + i, in i40e_vsi_queues_bind_intr()
2138 vsi->base_queue + i, 1, in i40e_vsi_queues_bind_intr()
5713 vsi->base_queue = ret; in i40e_vsi_setup()
6748 hw->func_caps.base_queue; in i40e_handle_mdd_event()
[all …]
H A Di40e_rxtx.c1977 reg_idx = vsi->base_queue + q_offset; in i40e_dev_rx_queue_setup()
2293 reg_idx = vsi->base_queue + q_offset; in i40e_dev_tx_queue_setup()
3086 txq->reg_idx = pf->fdir.fdir_vsi->base_queue; in i40e_fdir_setup_tx_resources()
3145 rxq->reg_idx = pf->fdir.fdir_vsi->base_queue; in i40e_fdir_setup_rx_resources()
H A Di40e_ethdev.h415 uint16_t base_queue; /* The first queue index of this VSI */ member
H A Drte_pmd_i40e.c2577 vsi_info->queue_mapping[0] = rte_cpu_to_le_16(vsi->base_queue); in i40e_vsi_update_queue_region_mapping()
/dpdk/drivers/common/iavf/
H A Diavf_type.h227 u32 base_queue; member
/dpdk/drivers/net/i40e/base/
H A Di40e_common.c1155 u32 abs_queue_idx = hw->func_caps.base_queue + queue; in i40e_pre_tx_queue_cfg()
1442 u32 num_queues, base_queue; in i40e_clear_hw() local
1458 base_queue = (val & I40E_PFLAN_QALLOC_FIRSTQ_MASK) >> in i40e_clear_hw()
1463 num_queues = (j - base_queue) + 1; in i40e_clear_hw()
1496 u32 abs_queue_idx = base_queue + i; in i40e_clear_hw()
4109 p->base_queue = phys_id; in i40e_parse_discover_capabilities()
4114 p->base_queue); in i40e_parse_discover_capabilities()
4118 p->base_queue = phys_id; in i40e_parse_discover_capabilities()
4123 p->base_queue); in i40e_parse_discover_capabilities()
H A Di40e_type.h421 u32 base_queue; member