Home
last modified time | relevance | path

Searched refs:ctrl (Results 51 – 75 of 640) sorted by relevance

12345678910>>...26

/freebsd-14.2/sys/dev/etherswitch/arswitch/
H A Darswitch_phy.c114 uint32_t data = 0, ctrl; in arswitch_readphy_internal() local
141 ctrl = arswitch_readreg_msb(dev, a); in arswitch_readphy_internal()
142 if ((ctrl & AR8X16_MDIO_CTRL_BUSY) == 0) in arswitch_readphy_internal()
175 uint32_t ctrl; in arswitch_writephy_internal() local
201 ctrl = arswitch_readreg(dev, a); in arswitch_writephy_internal()
202 if ((ctrl & AR8X16_MDIO_CTRL_BUSY) == 0) in arswitch_writephy_internal()
/freebsd-14.2/contrib/wpa/src/common/
H A Dwpa_ctrl.h547 void wpa_ctrl_close(struct wpa_ctrl *ctrl);
576 int wpa_ctrl_request(struct wpa_ctrl *ctrl, const char *cmd, size_t cmd_len,
591 int wpa_ctrl_attach(struct wpa_ctrl *ctrl);
603 int wpa_ctrl_detach(struct wpa_ctrl *ctrl);
620 int wpa_ctrl_recv(struct wpa_ctrl *ctrl, char *reply, size_t *reply_len);
633 int wpa_ctrl_pending(struct wpa_ctrl *ctrl);
649 int wpa_ctrl_get_fd(struct wpa_ctrl *ctrl);
669 char * wpa_ctrl_get_remote_ifname(struct wpa_ctrl *ctrl);
/freebsd-14.2/sys/contrib/device-tree/Bindings/soc/imx/
H A Dfsl,imx8mp-hdmi-blk-ctrl.yaml4 $id: http://devicetree.org/schemas/soc/imx/fsl,imx8mp-hdmi-blk-ctrl.yaml#
7 title: NXP i.MX8MP HDMI blk-ctrl
13 The i.MX8MP HDMMI blk-ctrl is a top-level peripheral providing access to
20 - const: fsl,imx8mp-hdmi-blk-ctrl
79 blk-ctrl@32fc0000 {
80 compatible = "fsl,imx8mp-hdmi-blk-ctrl", "syscon";
H A Dfsl,imx8mn-disp-blk-ctrl.yaml4 $id: http://devicetree.org/schemas/soc/imx/fsl,imx8mn-disp-blk-ctrl.yaml#
7 title: NXP i.MX8MN DISP blk-ctrl
13 The i.MX8MN DISP blk-ctrl is a top-level peripheral providing access to
20 - const: fsl,imx8mn-disp-blk-ctrl
74 blk-ctrl@32e28000 {
75 compatible = "fsl,imx8mn-disp-blk-ctrl", "syscon";
H A Dfsl,imx8mm-disp-blk-ctrl.yaml4 $id: http://devicetree.org/schemas/soc/imx/fsl,imx8mm-disp-blk-ctrl.yaml#
7 title: NXP i.MX8MM DISP blk-ctrl
13 The i.MX8MM DISP blk-ctrl is a top-level peripheral providing access to
20 - const: fsl,imx8mm-disp-blk-ctrl
73 blk-ctrl@32e28000 {
74 compatible = "fsl,imx8mm-disp-blk-ctrl", "syscon";
/freebsd-14.2/sys/contrib/device-tree/Bindings/sound/
H A Dalc5623.txt10 - add-ctrl: Default register value for Reg-40h, Additional Control
14 - jack-det-ctrl: Default register value for Reg-5Ah, Jack Detect
23 add-ctrl = <0x3700>;
24 jack-det-ctrl = <0x4810>;
/freebsd-14.2/sbin/hastd/
H A Dlzf.c324 unsigned int ctrl = *ip++; in lzf_decompress() local
326 if (ctrl < (1 << 5)) /* literal run */ in lzf_decompress()
328 ctrl++; in lzf_decompress()
330 if (op + ctrl > out_end) in lzf_decompress()
337 if (ip + ctrl > in_end) in lzf_decompress()
345 lzf_movsb (op, ip, ctrl); in lzf_decompress()
349 while (--ctrl); in lzf_decompress()
354 unsigned int len = ctrl >> 5; in lzf_decompress()
356 u8 *ref = op - ((ctrl & 0x1f) << 8) - 1; in lzf_decompress()
/freebsd-14.2/sys/contrib/device-tree/Bindings/mux/
H A Dmux-controller.txt19 want to use with a property containing a 'mux-ctrl-list':
21 mux-ctrl-list ::= <single-mux-ctrl> [mux-ctrl-list]
22 single-mux-ctrl ::= <mux-ctrl-phandle> [mux-ctrl-specifier]
23 mux-ctrl-phandle : phandle to mux controller node
24 mux-ctrl-specifier : array of #mux-control-cells specifying the
37 mux-ctrl-specifier typically encodes the chip-relative mux controller number.
39 mux-ctrl-specifier can typically be left out.
/freebsd-14.2/sys/contrib/device-tree/Bindings/clock/
H A Doxnas,stdclk.txt14 "oxsemi,ox810se-sys-ctrl", "syscon", "simple-mfd"
16 "oxsemi,ox820-sys-ctrl", "syscon", "simple-mfd"
20 sys: sys-ctrl@000000 {
21 compatible = "oxsemi,ox810se-sys-ctrl", "syscon", "simple-mfd";
/freebsd-14.2/contrib/wpa/wpa_supplicant/
H A Dctrl_iface_unix.c1213 ctrl + 9); in wpas_global_ctrl_iface_open_sock()
1228 ctrl); in wpas_global_ctrl_iface_open_sock()
1255 ctrl, strerror(errno)); in wpas_global_ctrl_iface_open_sock()
1259 ctrl + 10); in wpas_global_ctrl_iface_open_sock()
1266 ctrl, strerror(errno)); in wpas_global_ctrl_iface_open_sock()
1272 if (unlink(ctrl) < 0) { in wpas_global_ctrl_iface_open_sock()
1275 ctrl, strerror(errno)); in wpas_global_ctrl_iface_open_sock()
1286 ctrl); in wpas_global_ctrl_iface_open_sock()
1292 ctrl); in wpas_global_ctrl_iface_open_sock()
1332 ctrl, strerror(errno)); in wpas_global_ctrl_iface_open_sock()
[all …]
/freebsd-14.2/sys/arm/arm/
H A Dgeneric_timer.c344 int counts, ctrl; in arm_tmr_start() local
351 ctrl &= ~GT_CTRL_INT_MASK; in arm_tmr_start()
352 ctrl |= GT_CTRL_ENABLE; in arm_tmr_start()
354 set_ctrl(ctrl, sc->physical); in arm_tmr_start()
365 int ctrl; in arm_tmr_disable() local
367 ctrl = get_ctrl(physical); in arm_tmr_disable()
368 ctrl &= ~GT_CTRL_ENABLE; in arm_tmr_disable()
369 set_ctrl(ctrl, physical); in arm_tmr_disable()
387 int ctrl; in arm_tmr_intr() local
390 ctrl = get_ctrl(sc->physical); in arm_tmr_intr()
[all …]
/freebsd-14.2/sys/dev/iicbus/rtc/
H A Dds1672.c100 uint8_t ctrl; in ds1672_init() local
103 error = ds1672_read(dev, DS1672_CTRL, &ctrl, 1); in ds1672_init()
110 if (ctrl & DS1672_CTRL_EOSC) { in ds1672_init()
113 ctrl &= ~DS1672_CTRL_EOSC; /* Start oscillator. */ in ds1672_init()
114 error = ds1672_write(dev, DS1672_CTRL, &ctrl, 1); in ds1672_init()
/freebsd-14.2/sys/contrib/device-tree/Bindings/reset/
H A Doxnas,reset.txt14 "oxsemi,ox810se-sys-ctrl", "syscon", "simple-mfd"
16 "oxsemi,ox820-sys-ctrl", "syscon", "simple-mfd"
24 sys: sys-ctrl@000000 {
25 compatible = "oxsemi,ox810se-sys-ctrl", "syscon", "simple-mfd";
/freebsd-14.2/sys/contrib/device-tree/Bindings/phy/
H A Dbrcm,ns2-drd-phy.txt9 rst-ctrl - for DRD IDM reset
10 crmu-ctrl - for CRMU core vdd, PHY and PHY PLL reset
26 reg-names = "icfg", "rst-ctrl",
27 "crmu-ctrl", "usb2-strap";
/freebsd-14.2/crypto/openssl/crypto/evp/
H A Dcmeth_lib.c152 int (*ctrl) (EVP_CIPHER_CTX *, int type, in EVP_CIPHER_meth_set_ctrl()
155 if (cipher->ctrl != NULL) in EVP_CIPHER_meth_set_ctrl()
158 cipher->ctrl = ctrl; in EVP_CIPHER_meth_set_ctrl()
199 return cipher->ctrl; in EVP_CIPHER_meth_get_ctrl()
/freebsd-14.2/sys/dev/mlx5/mlx5_en/
H A Dmlx5_en_hw_tls.c509 wqe->ctrl.opmod_idx_opcode = cpu_to_be32((sq->pc << 8) | in mlx5e_tls_send_static_parameters()
511 wqe->ctrl.qpn_ds = cpu_to_be32((sq->sqn << 8) | ds_cnt); in mlx5e_tls_send_static_parameters()
512 wqe->ctrl.imm = cpu_to_be32(ptag->tisn << 8); in mlx5e_tls_send_static_parameters()
517 wqe->ctrl.fm_ce_se = MLX5_FENCE_MODE_INITIATOR_SMALL; in mlx5e_tls_send_static_parameters()
528 memcpy(sq->doorbell.d32, &wqe->ctrl, sizeof(sq->doorbell.d32)); in mlx5e_tls_send_static_parameters()
554 wqe->ctrl.opmod_idx_opcode = cpu_to_be32((sq->pc << 8) | in mlx5e_tls_send_progress_parameters()
556 wqe->ctrl.qpn_ds = cpu_to_be32((sq->sqn << 8) | ds_cnt); in mlx5e_tls_send_progress_parameters()
559 wqe->ctrl.fm_ce_se = MLX5_WQE_CTRL_CQ_UPDATE; in mlx5e_tls_send_progress_parameters()
586 memset(&wqe->ctrl, 0, sizeof(wqe->ctrl)); in mlx5e_tls_send_nop()
589 wqe->ctrl.qpn_ds = cpu_to_be32((sq->sqn << 8) | ds_cnt); in mlx5e_tls_send_nop()
[all …]
/freebsd-14.2/sys/x86/cpufreq/
H A Dpowernow.c147 #define WRITE_FIDVID(fid, vid, ctrl) \ argument
329 WRITE_FIDVID(fid, vid, ctrl); in pn8_write_fidvid()
762 uint32_t ctrl; in pn_decode_acpi() local
789 ctrl = 0; in pn_decode_acpi()
792 ctrl = sets[i].spec[PX_SPEC_CONTROL]; in pn_decode_acpi()
827 sc->sgtc = ACPI_PN7_CTRL_TO_SGTC(ctrl); in pn_decode_acpi()
841 sc->vst = ACPI_PN8_CTRL_TO_VST(ctrl), in pn_decode_acpi()
842 sc->mvs = ACPI_PN8_CTRL_TO_MVS(ctrl), in pn_decode_acpi()
843 sc->pll = ACPI_PN8_CTRL_TO_PLL(ctrl), in pn_decode_acpi()
844 sc->rvo = ACPI_PN8_CTRL_TO_RVO(ctrl), in pn_decode_acpi()
[all …]
/freebsd-14.2/sys/contrib/device-tree/Bindings/arm/bcm/
H A Dbrcm,brcmstb.txt19 - compatible: "brcm,bcm<chip_id>-sun-top-ctrl", "syscon"
20 - compatible: "brcm,bcm<chip_id>-cpu-biu-ctrl",
21 "brcm,brcmstb-cpu-biu-ctrl",
25 cpu-biu-ctrl node
36 - compatible: must be "brcm,bcm7445-cpu-biu-ctrl", "brcm,brcmstb-cpu-biu-ctrl", "syscon"
52 compatible = "brcm,bcm7445-sun-top-ctrl", "syscon";
57 compatible = "brcm,bcm7445-cpu-biu-ctrl", "brcm,brcmstb-cpu-biu-ctrl", "syscon";
134 - compatible : should contain "brcm,brcmstb-aon-ctrl"
139 aon-ctrl@410000 {
140 compatible = "brcm,brcmstb-aon-ctrl";
/freebsd-14.2/sys/dev/cxgb/
H A Dcxgb_offload.h94 #define M_GETHDR_OFLD(qset, ctrl, cpl) \ argument
95 m_gethdr_ofld(qset, ctrl, sizeof(*cpl), (void **)&cpl)
97 m_gethdr_ofld(int qset, int ctrl, int cpllen, void **cpl) in m_gethdr_ofld() argument
107 oh->flags = V_HDR_NDESC(1) | V_HDR_QSET(qset) | V_HDR_CTRL(ctrl); in m_gethdr_ofld()
/freebsd-14.2/sys/dev/sound/macio/
H A Di2s.c136 int ctrl; member
278 enum gpio_ctrl ctrl; member
333 gpio_ctrls[m->ctrl] = sc; in aoagpio_probe()
335 sc->ctrl = m->ctrl; in aoagpio_probe()
343 if ((1 << m->ctrl) & GPIO_CTRL_EXTINT_SET) in aoagpio_probe()
365 if ((1 << sc->ctrl) & GPIO_CTRL_EXTINT_SET) { in aoagpio_attach()
596 gpio_read(enum gpio_ctrl ctrl) in gpio_read() argument
600 if ((sc = gpio_ctrls[ctrl]) == NULL) in gpio_read()
607 gpio_write(enum gpio_ctrl ctrl, u_int x) in gpio_write() argument
612 if ((sc = gpio_ctrls[ctrl]) == NULL) in gpio_write()
/freebsd-14.2/sys/dev/igc/
H A Digc_mac.c645 u32 ctrl; in igc_force_mac_fc_generic() local
649 ctrl = IGC_READ_REG(hw, IGC_CTRL); in igc_force_mac_fc_generic()
675 ctrl &= (~IGC_CTRL_TFCE); in igc_force_mac_fc_generic()
676 ctrl |= IGC_CTRL_RFCE; in igc_force_mac_fc_generic()
679 ctrl &= (~IGC_CTRL_RFCE); in igc_force_mac_fc_generic()
680 ctrl |= IGC_CTRL_TFCE; in igc_force_mac_fc_generic()
690 IGC_WRITE_REG(hw, IGC_CTRL, ctrl); in igc_force_mac_fc_generic()
1025 u32 ctrl; in igc_disable_pcie_master_generic() local
1030 ctrl = IGC_READ_REG(hw, IGC_CTRL); in igc_disable_pcie_master_generic()
1031 ctrl |= IGC_CTRL_GIO_MASTER_DISABLE; in igc_disable_pcie_master_generic()
[all …]
/freebsd-14.2/crypto/openssl/include/crypto/
H A Devp.h170 int (*ctrl) (EVP_PKEY_CTX *ctx, int type, int p1, void *p2); member
318 int (*ctrl) (EVP_CIPHER_CTX *, int type, int arg, void *ptr); member
436 set_asn1, get_asn1, ctrl) \ argument
446 ctrl, \
453 get_asn1, ctrl) \ argument
459 set_asn1, get_asn1, ctrl) \ argument
462 get_asn1, ctrl)
466 set_asn1, get_asn1, ctrl) \ argument
469 get_asn1, ctrl)
473 get_asn1, ctrl) \ argument
[all …]
/freebsd-14.2/sys/contrib/dev/mediatek/mt76/
H A Ddma.c220 u32 buf1 = 0, ctrl; in mt76_dma_add_rx_buf() local
238 ctrl |= MT_DMA_CTL_TO_HOST; in mt76_dma_add_rx_buf()
243 WRITE_ONCE(desc->ctrl, cpu_to_le32(ctrl)); in mt76_dma_add_rx_buf()
266 u32 ctrl, next; in mt76_dma_add_buf() local
300 ctrl |= MT_DMA_CTL_LAST_SEC0; in mt76_dma_add_buf()
302 ctrl |= MT_DMA_CTL_LAST_SEC1; in mt76_dma_add_buf()
307 WRITE_ONCE(desc->ctrl, cpu_to_le32(ctrl)); in mt76_dma_add_buf()
400 u32 ctrl = le32_to_cpu(READ_ONCE(desc->ctrl)); in mt76_dma_get_buf() local
402 *more = !(ctrl & MT_DMA_CTL_LAST_SEC0); in mt76_dma_get_buf()
427 u32 ctrl = le32_to_cpu(READ_ONCE(desc->ctrl)); in mt76_dma_get_buf() local
[all …]
/freebsd-14.2/sys/contrib/device-tree/Bindings/arm/marvell/
H A Darmada-380-mpcore-soc-ctrl.txt6 - compatible: Should be "marvell,armada-380-mpcore-soc-ctrl".
11 mpcore-soc-ctrl@20d20 {
12 compatible = "marvell,armada-380-mpcore-soc-ctrl";
/freebsd-14.2/contrib/wpa/src/fst/
H A Dfst_internal.h34 struct fst_ctrl ctrl; member
45 if (__fst_ctrl_h->ctrl.clb) \
46 __fst_ctrl_h->ctrl.clb(__VA_ARGS__);\

12345678910>>...26