Home
last modified time | relevance | path

Searched refs:vg (Results 1 – 16 of 16) sorted by relevance

/llvm-project-15.0.7/llvm/test/CodeGen/RISCV/rvv/
H A Dfixed-vectors-vfwmacc.ll91 ret <1 x float> %vg
106 ret <1 x float> %vg
119 ret <1 x float> %vg
134 ret <1 x float> %vg
149 ret <1 x float> %vg
236 ret <2 x float> %vg
251 ret <2 x float> %vg
264 ret <2 x float> %vg
279 ret <2 x float> %vg
294 ret <2 x float> %vg
[all …]
H A Dvfwmacc-sdnode.ll91 ret <vscale x 1 x float> %vg
106 ret <vscale x 1 x float> %vg
119 ret <vscale x 1 x float> %vg
134 ret <vscale x 1 x float> %vg
149 ret <vscale x 1 x float> %vg
236 ret <vscale x 2 x float> %vg
251 ret <vscale x 2 x float> %vg
264 ret <vscale x 2 x float> %vg
279 ret <vscale x 2 x float> %vg
294 ret <vscale x 2 x float> %vg
[all …]
H A Dvmulhu-sdnode.ll17 %vg = trunc <vscale x 1 x i64> %vf to <vscale x 1 x i32>
18 ret <vscale x 1 x i32> %vg
104 %vg = trunc <vscale x 2 x i64> %vf to <vscale x 2 x i32>
105 ret <vscale x 2 x i32> %vg
191 %vg = trunc <vscale x 4 x i64> %vf to <vscale x 4 x i32>
192 ret <vscale x 4 x i32> %vg
278 %vg = trunc <vscale x 8 x i64> %vf to <vscale x 8 x i32>
279 ret <vscale x 8 x i32> %vg
H A Dvmulh-sdnode.ll40 %vg = trunc <vscale x 1 x i64> %vf to <vscale x 1 x i32>
41 ret <vscale x 1 x i32> %vg
121 %vg = trunc <vscale x 2 x i64> %vf to <vscale x 2 x i32>
122 ret <vscale x 2 x i32> %vg
202 %vg = trunc <vscale x 4 x i64> %vf to <vscale x 4 x i32>
203 ret <vscale x 4 x i32> %vg
283 %vg = trunc <vscale x 8 x i64> %vf to <vscale x 8 x i32>
284 ret <vscale x 8 x i32> %vg
/llvm-project-15.0.7/lldb/source/Plugins/Process/Linux/
H A DNativeRegisterContextLinux_arm64.h134 void SetSVERegVG(uint64_t vg) { m_sve_header.vl = vg * 8; } in SetSVERegVG() argument
/llvm-project-15.0.7/clang/utils/valgrind/
H A Dx86_64-pc-linux-gnu_gcc-4.3.3.supp25 # Remove this if clang-vg didn't use "check-all"
/llvm-project-15.0.7/lldb/source/Plugins/Process/gdb-remote/
H A DGDBRemoteRegisterContext.cpp795 bool GDBRemoteDynamicRegisterInfo::UpdateARM64SVERegistersInfos(uint64_t vg) { in UpdateARM64SVERegistersInfos() argument
797 uint32_t z_reg_byte_size = vg * 8; in UpdateARM64SVERegistersInfos()
807 reg.byte_size = vg; in UpdateARM64SVERegistersInfos()
809 reg.byte_size = vg; in UpdateARM64SVERegistersInfos()
H A DGDBRemoteRegisterContext.h41 bool UpdateARM64SVERegistersInfos(uint64_t vg);
/llvm-project-15.0.7/lldb/source/Utility/
H A DARM64_ehframe_Registers.h56 vg = 46, enumerator
H A DARM64_DWARF_Registers.h57 vg = 46, enumerator
/llvm-project-15.0.7/clang-tools-extra/
H A DCMakeLists.txt12 set_property(GLOBAL APPEND PROPERTY LLVM_CLANG_TOOLS_LIT_EXTRA_ARGS "--vg")
/llvm-project-15.0.7/clang/test/
H A DCMakeLists.txt54 set(CLANG_TEST_EXTRA_ARGS ${CLANG_TEST_EXTRA_ARGS} "--vg")
/llvm-project-15.0.7/llvm/docs/CommandGuide/
H A Dlit.rst131 .. option:: --vg
141 .. option:: --vg-arg=ARG
143 When :option:`--vg` is used, specify an additional argument to pass to
146 .. option:: --vg-leak
148 When :option:`--vg` is used, enable memory leak checks. When this option is
/llvm-project-15.0.7/lldb/source/Plugins/Process/Utility/
H A DRegisterInfos_arm64_sve.h302 #define MISC_VG_KIND(lldb_kind) MISC_KIND(vg, sve, LLDB_INVALID_REGNUM)
512 DEFINE_MISC_REGS(vg, 8, VG, sve_vg),
/llvm-project-15.0.7/llvm/docs/
H A DTestingGuide.rst160 % make check LIT_ARGS="-v --vg --vg-leak"
/llvm-project-15.0.7/llvm/lib/Target/AArch64/
H A DAArch64RegisterInfo.td145 def VG : AArch64Reg<0, "vg">, DwarfRegNum<[46]>;