| /llvm-project-15.0.7/llvm/test/CodeGen/PowerPC/ |
| H A D | peephole-cmp-eq.mir | 4 # Test to show effect of `optimizeCompareInstr` when `equalityOnly` is true.
|
| /llvm-project-15.0.7/llvm/lib/Target/Lanai/ |
| H A D | LanaiInstrInfo.h | 105 bool optimizeCompareInstr(MachineInstr &CmpInstr, Register SrcReg,
|
| H A D | LanaiInstrInfo.cpp | 283 bool LanaiInstrInfo::optimizeCompareInstr( in optimizeCompareInstr() function in LanaiInstrInfo
|
| /llvm-project-15.0.7/llvm/lib/Target/WebAssembly/ |
| H A D | README.txt | 81 Consider implementing optimizeSelect, optimizeCompareInstr, optimizeCondBranch,
|
| /llvm-project-15.0.7/llvm/lib/Target/AArch64/ |
| H A D | AArch64InstrInfo.h | 248 bool optimizeCompareInstr(MachineInstr &CmpInstr, Register SrcReg,
|
| H A D | AArch64InstrInfo.cpp | 1422 bool AArch64InstrInfo::optimizeCompareInstr( in optimizeCompareInstr() function in AArch64InstrInfo
|
| /llvm-project-15.0.7/llvm/lib/Target/X86/ |
| H A D | X86InstrInfo.h | 525 bool optimizeCompareInstr(MachineInstr &CmpInstr, Register SrcReg,
|
| H A D | X86InstrInfo.cpp | 4256 bool X86InstrInfo::optimizeCompareInstr(MachineInstr &CmpInstr, Register SrcReg, in optimizeCompareInstr() function in X86InstrInfo
|
| /llvm-project-15.0.7/llvm/lib/Target/PowerPC/ |
| H A D | PPCInstrInfo.h | 624 bool optimizeCompareInstr(MachineInstr &CmpInstr, Register SrcReg,
|
| H A D | PPCInstrInfo.cpp | 2384 bool PPCInstrInfo::optimizeCompareInstr(MachineInstr &CmpInstr, Register SrcReg, in optimizeCompareInstr() function in PPCInstrInfo
|
| /llvm-project-15.0.7/llvm/lib/Target/ARM/ |
| H A D | ARMBaseInstrInfo.h | 298 bool optimizeCompareInstr(MachineInstr &CmpInstr, Register SrcReg,
|
| H A D | ARMBaseInstrInfo.cpp | 3005 bool ARMBaseInstrInfo::optimizeCompareInstr( in optimizeCompareInstr() function in ARMBaseInstrInfo
|
| /llvm-project-15.0.7/llvm/include/llvm/CodeGen/ |
| H A D | TargetInstrInfo.h | 1552 virtual bool optimizeCompareInstr(MachineInstr &CmpInstr, Register SrcReg, in optimizeCompareInstr() function
|
| /llvm-project-15.0.7/llvm/lib/Target/AMDGPU/ |
| H A D | SIInstrInfo.h | 327 bool optimizeCompareInstr(MachineInstr &CmpInstr, Register SrcReg,
|
| H A D | SIInstrInfo.cpp | 8314 bool SIInstrInfo::optimizeCompareInstr(MachineInstr &CmpInstr, Register SrcReg, in optimizeCompareInstr() function in SIInstrInfo
|
| /llvm-project-15.0.7/llvm/lib/CodeGen/ |
| H A D | PeepholeOptimizer.cpp | 636 if (TII->optimizeCompareInstr(MI, SrcReg, SrcReg2, CmpMask, CmpValue, MRI)) { in optimizeCmpInstr()
|