Home
last modified time | relevance | path

Searched refs:multiples (Results 1 – 22 of 22) sorted by relevance

/llvm-project-15.0.7/llvm/test/CodeGen/Hexagon/
H A Disel-global-offset-alignment.ll5 ; beginning of the global "array" don't need to be multiples of 8.
/llvm-project-15.0.7/llvm/test/Analysis/ScalarEvolution/
H A D2012-05-29-MulAddRec.ll6 ; causes one of the terms to reach zero. This forces all multiples in
H A Dtripmultiple_calculation.ll126 ; If there are multiple exits, the result is the GCD of the multiples
/llvm-project-15.0.7/mlir/lib/Dialect/Tosa/IR/
H A DTosaOps.cpp575 ArrayAttr multiples = adaptor.getMultiples(); in inferReturnTypeComponents() local
579 outputShape.resize(multiples.size(), ShapedType::kDynamicSize); in inferReturnTypeComponents()
586 multipleValues.reserve(multiples.size()); in inferReturnTypeComponents()
587 for (auto val : multiples) { in inferReturnTypeComponents()
592 outputShape.reserve(multiples.size()); in inferReturnTypeComponents()
/llvm-project-15.0.7/llvm/test/Analysis/BasicAA/
H A Dgep-implicit-trunc-32-bit-pointers.ll50 ; The GEP indices get implicitly truncated to 32 bit, so multiples of 2^32
/llvm-project-15.0.7/lldb/source/Plugins/Trace/intel-pt/
H A DTraceIntelPTOptions.td15 "specify size using multiples of unit bytes, e.g., 4KB, 1MB, 1MiB, "
/llvm-project-15.0.7/mlir/test/Dialect/Tosa/
H A Dcanonicalize.mlir383 %0 = "tosa.tile"(%arg0) { multiples = [1, 1] }: (tensor<3x4xf32>) -> tensor<3x4xf32>
390 %0 = "tosa.tile"(%arg0) { multiples = [1, 2] }: (tensor<3x4xf32>) -> tensor<3x8xf32>
H A Dops.mlir430 %0 = "tosa.tile"(%arg0) {multiples = [3, 1, 2]} : (tensor<13x21x3xf32>) -> tensor<39x21x6xf32>
H A Dtosa-infer-shapes.mlir559 // CHECK: "tosa.tile"(%arg0) {multiples = [2, 1, 5]} : (tensor<2x3x?xi32>) -> tensor<4x3x?xi32>
560 %0 = "tosa.tile"(%arg0) {multiples = [2, 1, 5]} : (tensor<2x3x?xi32>) -> (tensor<?x?x?xi32>)
/llvm-project-15.0.7/llvm/lib/Target/ARM/
H A DARMScheduleM7.td238 // Load/store multiples cannot be dual-issued. Note that default scheduling
307 // Load/store multiples cannot be dual-issued.
/llvm-project-15.0.7/mlir/lib/Conversion/TosaToLinalg/
H A DTosaToLinalg.cpp1785 SmallVector<int64_t> multiples; in matchAndRewrite() local
1786 getValuesFromIntArrayAttribute(op.getMultiples(), multiples); in matchAndRewrite()
1791 genericShape.push_back(multiples[i]); in matchAndRewrite()
1797 if (inputTy.isDynamicDim(i) || multiples[i] == -1) { in matchAndRewrite()
/llvm-project-15.0.7/mlir/test/Conversion/TosaToLinalg/
H A Dtosa-to-linalg.mlir1189 %0 = "tosa.tile"(%arg0) {multiples = [2, 1]} : (tensor<2x3xi8>) -> (tensor<4x3xi8>)
1195 %1 = "tosa.tile"(%arg0) {multiples = [1, 2]} : (tensor<2x3xi8>) -> (tensor<2x6xi8>)
1201 %2 = "tosa.tile"(%arg0) {multiples = [5, 7]} : (tensor<2x3xi8>) -> (tensor<10x21xi8>)
1220 %0 = "tosa.tile"(%arg0) {multiples = [2, 1]} : (tensor<?x3xi8>) -> (tensor<?x3xi8>)
1239 %0 = "tosa.tile"(%arg0) {multiples = [2, -1]} : (tensor<2x3xi8>) -> (tensor<2x?xi8>)
/llvm-project-15.0.7/mlir/docs/Dialects/
H A DVector.md171 `vector` types that are multiples of a "good" `vector` size so the HW can
184 Depending on the target, ops on sizes that are not multiples of the HW `vector`
/llvm-project-15.0.7/mlir/docs/
H A DQuantization.md39 with this scale can only represent multiples of $ \pi $, and nothing in
/llvm-project-15.0.7/compiler-rt/lib/builtins/
H A DREADME.txt256 // multiples two 128-bit double-double precision values ( x * y )
/llvm-project-15.0.7/llvm/docs/GlobalISel/
H A DLegalizer.rst251 multiples of X rather than powers of 2.
/llvm-project-15.0.7/llvm/test/Transforms/LoopStrengthReduce/ARM/
H A Divchain-ARM.ll41 ; stride multiples computed in the preheader
/llvm-project-15.0.7/third-party/benchmark/docs/
H A Duser_guide.md307 By default the arguments in the range are generated in multiples of eight and
309 range multiplier is changed to multiples of two.
/llvm-project-15.0.7/mlir/include/mlir/Dialect/Tosa/IR/
H A DTosaOps.td1519 I64ArrayAttr:$multiples);
/llvm-project-15.0.7/clang/docs/
H A DControlFlowIntegrityDesign.rst204 If all gaps between address points in a particular bit vector are multiples
/llvm-project-15.0.7/llvm/test/Transforms/InterleavedAccess/AArch64/
H A Dsve-interleaved-accesses.ll296 ; Check that neon is used for illegal multiples of 128-bit types
/llvm-project-15.0.7/llvm/bindings/ocaml/llvm/
H A Dllvm.mli2647 that measure the difference between two pointer values in multiples of