Home
last modified time | relevance | path

Searched refs:loop3 (Results 1 – 19 of 19) sorted by relevance

/llvm-project-15.0.7/llvm/test/Analysis/ScalarEvolution/
H A Daddrec-computed-during-addrec-calculation.ll22 ; CHECK-NEXT: %iv3 = phi i64 [ %iv2.ext, %loop2.end ], [ %iv3.next, %loop3 ]
23 …}<nsw><%loop3> U: [-2147483648,2147483648) S: [-2147483648,2147483648) Exits: (sext i32 {%iv,+,1}<…
27loop3> U: full-set S: full-set --> {%iv,+,1}<nsw><%loop2> U: full-set S: full-set Exits: <<Unknown…
32 ; CHECK-NEXT: Loop %loop3: backedge-taken count is false
33 ; CHECK-NEXT: Loop %loop3: max backedge-taken count is false
34 ; CHECK-NEXT: Loop %loop3: Predicated backedge-taken count is false
36 ; CHECK: Loop %loop3: Trip multiple is 1
57 br label %loop3
59 loop3:
60 %iv3 = phi i64 [ %iv2.ext, %loop2.end ], [ %iv3.next, %loop3 ]
[all …]
H A Ddifferent-loops-recs.ll364 ; CHECK-NEXT: --> {{{{}}40,+,1}<%loop1>,+,3}<%loop3>
366 ; CHECK-NEXT: --> {{{{}}40,+,1}<%loop1>,+,3}<%loop3>
368 ; CHECK-NEXT: --> {{{{}}50,+,2}<%loop2>,+,3}<%loop3>
370 ; CHECK-NEXT: --> {{{{}}50,+,2}<%loop2>,+,3}<%loop3>
388 br i1 %cond1, label %loop1, label %loop3
390 loop3:
394 br i1 %cond3, label %loop3, label %exit
416 ; CHECK-NEXT: --> {{{{}}40,+,3}<%loop3>,+,1}<%loop1>
425 br label %loop3
427 loop3:
[all …]
H A Dflags-from-poison.ll593 br label %loop3
594 loop3:
/llvm-project-15.0.7/polly/test/ScopInfo/
H A Dnon-affine-region-with-loop-2.ll29 br i1 %cmp.3, label %loop3, label %exit
31 loop3:
32 %indvar.6 = phi i64 [0, %next], [%indvar.next.6, %loop3]
35 br i1 %cmp.3, label %loop3, label %loop2
38 %indvar.2 = phi i64 [0, %loop3], [%indvar.next.2, %loop2], [0, %cond]
/llvm-project-15.0.7/llvm/test/Transforms/LoopDeletion/
H A Dnoop-loops-with-subloops.ll236 ; loop3 and loop1 are not marked as mustprogress, but loop2 (parent of loop3)
250 br label %loop3
252 loop3:
274 ; CHECK: loop3.preheader:
276 ; CHECK: loop3:
293 loop3:
315 ; CHECK: loop3:
339 br label %loop3
341 loop3:
374 br label %loop3
[all …]
/llvm-project-15.0.7/polly/test/CodeGen/
H A Dsimple_vec_stride_one.ll25 br i1 %cmp.2, label %loop2, label %loop3
27 loop3:
28 %indvar.3 = phi i64 [ %indvar.3.next, %loop3 ], [ 0, %loop2 ]
33 br i1 %cmp.3, label %loop3, label %exit
/llvm-project-15.0.7/llvm/test/Analysis/PhiValues/
H A Dbasic.ll242 %phi2 = phi i32 [ %phi1, %loop1 ], [ %phi3, %loop3 ]
243 br i1 undef, label %loop3, label %loop1
245 loop3:
249 %phi3 = phi i32 [ %add, %loop3 ], [ %phi2, %loop2 ]
251 br i1 undef, label %loop3, label %loop2
271 %phi2 = phi i32 [ %phi1, %loop1 ], [ %phi3, %loop3 ]
272 br i1 undef, label %loop3, label %loop1
274 loop3:
277 %phi3 = phi i32 [ 0, %loop3 ], [ %phi2, %loop2 ]
278 br i1 undef, label %loop3, label %loop2
/llvm-project-15.0.7/polly/test/CodeGen/MemAccess/
H A Dupdate_access_functions.ll15 ; CHECK-LABEL: polly.stmt.loop3:
42 br i1 %cmp.2, label %loop2, label %loop3
44 loop3:
45 %indvar.3 = phi i64 [ %indvar.3.next, %loop3 ], [ 1, %loop2 ]
50 br i1 %cmp.3, label %loop3, label %exit
/llvm-project-15.0.7/llvm/test/Analysis/BasicAA/
H A Dphi-aa.ll100 %n2 = phi i32 [ 0, %loop1 ], [ %add2, %loop3 ]
101 %val2 = phi i32* [ %val1, %loop1 ], [ %val3, %loop3 ]
105 br i1 %cmp2, label %loop3, label %loop1
107 loop3:
108 %n3 = phi i32 [ 0, %loop2 ], [ %add3, %loop3 ]
109 %val3 = phi i32* [ %val2, %loop2 ], [ %val3, %loop3 ]
114 br i1 %cmp3, label %loop3, label %loop2
/llvm-project-15.0.7/llvm/test/CodeGen/AArch64/
H A Darm64-spill-remarks-treshold-hotness.ll33 br label %loop3
35 loop3:
36 %k = phi i32 [ 0, %end], [ %k.2, %loop3 ]
40 br i1 %c3, label %loop3, label %end3, !dbg !10
H A Darm64-spill-remarks.ll19 ; (loop3:)
28 ; (loop3:)
150 br label %loop3
152 loop3:
153 %k = phi i32 [ 0, %end], [ %k.2, %loop3 ]
157 br i1 %c3, label %loop3, label %end3, !dbg !10, !prof !12
H A Dtbl-loops.ll320 define void @loop3(i8* noalias nocapture noundef writeonly %dst, float* nocapture noundef readonly …
321 ; CHECK-LABEL: loop3:
/llvm-project-15.0.7/llvm/test/Transforms/StructurizeCFG/
H A Dinterleaved-loop-order.ll214 ; CHECK: loop3.header:
219 ; CHECK: loop3.latch:
230 br i1 %b2, label %loop3.latch, label %loop2.header
245 br i1 %b7, label %loop2.latch, label %loop3.header
250 loop3.header:
251 br label %loop3.latch
253 loop3.latch:
254 br i1 %b9, label %loop3.header, label %exit
/llvm-project-15.0.7/llvm/test/CodeGen/AMDGPU/
H A Dllvm.amdgcn.kill.ll275 br label %loop3
277 loop3: ; preds = %loop3, %main_body
278 %tmp = phi i32 [ 0, %main_body ], [ %tmp5, %loop3 ]
282 br i1 %tmp1, label %endloop15, label %loop3
284 endloop15: ; preds = %loop3
/llvm-project-15.0.7/clang/test/CodeGenCXX/
H A Dpragma-loop-pr27643.cpp24 void loop3(int *List, int Length) { in loop3() function
/llvm-project-15.0.7/llvm/test/Transforms/LoopRotate/
H A Dpreserve-mssa.ll49 ; CHECK-LABEL: @loop3
50 define dso_local fastcc void @loop3() unnamed_addr {
/llvm-project-15.0.7/llvm/test/Analysis/MemorySSA/
H A Dinvariant-groups.ll249 ; CHECK-LABEL: define {{.*}} @loop3(
250 define i8 @loop3(i8* %p) {
/llvm-project-15.0.7/llvm/test/CodeGen/X86/
H A Dblock-placement.ll614 ; CHECK: %loop3
630 br label %loop3
636 br label %loop3
638 loop3:
/llvm-project-15.0.7/llvm/test/Transforms/SimpleLoopUnswitch/
H A Dnontrivial-unswitch.ll2527 br label %loop3.header
2529 loop3.header:
2531 switch i32 %sw, label %loop3.exit [
2532 i32 32, label %loop3.header
2542 %i.lcssa = phi i32 [ %i.inner, %loop3.header ]
2545 loop3.exit: