| /llvm-project-15.0.7/llvm/test/CodeGen/ARM/ |
| H A D | ldstrex.ll | 57 ; CHECK: ldrex r0, [r0] 63 declare i32 @llvm.arm.ldrex.p0i8(i8*) nounwind readonly 121 ; CHECK-T2ADDRMODE: ldrex {{r[0-9]+}}, [r[[ADDR]]] 131 ; CHECK-T2ADDRMODE: ldrex {{r[0-9]+}}, [r[[ADDR]]] 139 ; CHECK-T2ADDRMODE: ldrex {{r[0-9]+}}, [r[[ADDR]]] 153 ; CHECK-T2ADDRMODE: ldrex {{r[0-9]+}}, [sp, #4] 160 ; CHECK-T2ADDRMODE: ldrex {{r[0-9]+}}, [sp, #1020] 176 ; CHECK-T2ADDRMODE: ldrex {{r[0-9]+}}, [r[[ADDR]]] 192 ; CHECK-T2ADDRMODE: ldrex {{r[0-9]+}}, [r[[ADDR]]] 208 ; CHECK-T2ADDRMODE: ldrex {{r[0-9]+}}, [r[[ADDR]]] [all …]
|
| H A D | atomic-op.ll | 30 ; CHECK: ldrex 40 ; CHECK: ldrex 50 ; CHECK: ldrex 60 ; CHECK: ldrex 70 ; CHECK: ldrex 80 ; CHECK: ldrex 90 ; CHECK: ldrex 100 ; CHECK: ldrex 111 ; CHECK: ldrex 121 ; CHECK: ldrex [all …]
|
| H A D | ldrex-frame-size.ll | 4 ; to guarantee access, based on the range of ldrex. 19 call i32 @llvm.arm.ldrex.p0i32(i32* elementtype(i32) %addr) 32 call i32 @llvm.arm.ldrex.p0i32(i32* elementtype(i32) %addr) 36 declare i32 @llvm.arm.ldrex.p0i32(i32*)
|
| H A D | cmpxchg-idioms.ll | 6 ; CHECK: ldrex [[LOADED:r[0-9]+]], [r0] 16 ; CHECK: ldrex [[LOADED]], [r0] 82 ; CHECK: ldrex [[LOADED:r[0-9]+]], [r0] 92 ; CHECK: ldrex [[LOADED]], [r0]
|
| H A D | atomicrmw_minmax.ll | 6 ; CHECK: ldrex 16 ; CHECK: ldrex
|
| H A D | cmpxchg-weak.ll | 6 ; CHECK-NEXT: ldrex [[LOADED:r[0-9]+]], [r0] 35 ; CHECK-NEXT: ldrex [[LOADED:r[0-9]+]], [r1]
|
| H A D | cmpxchg-O0.ll | 5 ; CHECK-T1-NOT: ldrex 63 ; CHECK: ldrex [[OLD:r[0-9]+]], [[[ADDR]]]
|
| H A D | ldstrex-m.ll | 58 ; CHECK-V7: ldrex
|
| H A D | atomic-ops-m33.ll | 58 ; CHECK: ldrex r[[OLD:[0-9]+]], [r[[ADDR]]]
|
| H A D | atomic-ops-v8.ll | 66 ; CHECK: ldrex r[[OLD:[0-9]+]], [r[[ADDR]]] 544 ; CHECK: ldrex r[[OLD:[0-9]+]], [r[[ADDR]]] 641 ; CHECK: ldrex r[[OLD:[0-9]+]], [r[[ADDR]]] 754 ; CHECK: ldrex r[[OLD:[0-9]+]], [r[[ADDR]]] 1111 ; CHECK: ldrex r[[OLD:[0-9]+]], [r[[ADDR]]] 1417 ; CHECK: ldrex
|
| H A D | atomicrmw_exclusive_monitor_ints.ll | 4611 ; CHECK-ARM8-NEXT: ldrex r0, [r3] 4651 ; CHECK-ARM6-NEXT: ldrex r0, [r3] 4800 ; CHECK-ARM8-NEXT: ldrex r0, [r3] 4840 ; CHECK-ARM6-NEXT: ldrex r0, [r3] 4989 ; CHECK-ARM8-NEXT: ldrex r0, [r3] 5029 ; CHECK-ARM6-NEXT: ldrex r0, [r3] 5178 ; CHECK-ARM8-NEXT: ldrex r0, [r3] 5218 ; CHECK-ARM6-NEXT: ldrex r0, [r3] 5371 ; CHECK-ARM8-NEXT: ldrex r0, [r3] 5413 ; CHECK-ARM6-NEXT: ldrex r0, [r3] [all …]
|
| /llvm-project-15.0.7/llvm/test/Bitcode/ |
| H A D | arm-intrinsics.ll | 4 ; CHECK: call i32 @llvm.arm.ldrex.p0i32(i32* elementtype(i32) 5 %a = call i32 @llvm.arm.ldrex.p0i32(i32* %p) 16 declare i32 @llvm.arm.ldrex.p0i32(i32*)
|
| /llvm-project-15.0.7/llvm/test/Transforms/AtomicExpand/ARM/ |
| H A D | atomic-expansion-v7.ll | 8 ; CHECK: [[OLDVAL32:%.*]] = call i32 @llvm.arm.ldrex.p0i8(i8* elementtype(i8) %ptr) 26 ; CHECK: [[OLDVAL32:%.*]] = call i32 @llvm.arm.ldrex.p0i16(i16* elementtype(i16) %ptr) 45 ; CHECK: [[OLDVAL:%.*]] = call i32 @llvm.arm.ldrex.p0i32(i32* elementtype(i32) %ptr) 62 ; CHECK: [[OLDVAL32:%.*]] = call i32 @llvm.arm.ldrex.p0i8(i8* elementtype(i8) %ptr) 81 ; CHECK: [[OLDVAL32:%.*]] = call i32 @llvm.arm.ldrex.p0i16(i16* elementtype(i16) %ptr) 129 ; CHECK: [[OLDVAL32:%.*]] = call i32 @llvm.arm.ldrex.p0i8(i8* elementtype(i8) %ptr) 148 ; CHECK: [[OLDVAL32:%.*]] = call i32 @llvm.arm.ldrex.p0i8(i8* elementtype(i8) %ptr) 168 ; CHECK: [[OLDVAL32:%.*]] = call i32 @llvm.arm.ldrex.p0i8(i8* elementtype(i8) %ptr) 188 ; CHECK: [[OLDVAL32:%.*]] = call i32 @llvm.arm.ldrex.p0i8(i8* elementtype(i8) %ptr) 208 ; CHECK: [[OLDVAL32:%.*]] = call i32 @llvm.arm.ldrex.p0i8(i8* elementtype(i8) %ptr) [all …]
|
| H A D | cmpxchg-weak.ll | 9 ; CHECK: [[LOADED:%.*]] = call i32 @llvm.arm.ldrex.p0i32(i32* elementtype(i32) %addr) 52 ; CHECK: [[LOADED:%.*]] = call i32 @llvm.arm.ldrex.p0i32(i32* elementtype(i32) %addr) 92 ; CHECK: [[LOADED:%.*]] = call i32 @llvm.arm.ldrex.p0i32(i32* elementtype(i32) %addr) 134 ; CHECK: [[LOADED:%.*]] = call i32 @llvm.arm.ldrex.p0i32(i32* elementtype(i32) %addr)
|
| H A D | atomic-expansion-v8.ll | 8 ; CHECK: [[OLDVAL32:%.*]] = call i32 @llvm.arm.ldrex.p0i8(i8* elementtype(i8) %ptr)
|
| /llvm-project-15.0.7/llvm/test/Verifier/ |
| H A D | arm-intrinsics.ll | 5 %a = call i32 @llvm.arm.ldrex.p0i32(i32* %p) 16 declare i32 @llvm.arm.ldrex.p0i32(i32*)
|
| /llvm-project-15.0.7/compiler-rt/lib/builtins/arm/ |
| H A D | sync-ops.h | 31 LOCAL_LABEL(tryatomic_##op) : ldrex r0, [r12]; \
|
| /llvm-project-15.0.7/llvm/test/MC/ARM/ |
| H A D | thumbv8m.s | 64 ldrex r1, [r2, #4] label
|
| H A D | basic-thumb2-instructions.s | 1192 ldrex r1, [r4] 1193 ldrex r8, [r4, #0] 1194 ldrex r2, [sp, #128] 1199 @ CHECK: ldrex r1, [r4] @ encoding: [0x54,0xe8,0x00,0x1f] 1200 @ CHECK: ldrex r8, [r4] @ encoding: [0x54,0xe8,0x00,0x8f] 1201 @ CHECK: ldrex r2, [sp, #128] @ encoding: [0x5d,0xe8,0x20,0x2f]
|
| /llvm-project-15.0.7/llvm/test/CodeGen/Thumb2/ |
| H A D | 2010-03-15-AsmCCClobber.ll | 49 …%asmtmp.i.i.i = tail call %0 asm sideeffect "\0A0:\09ldrex $1, [$2]\0A\09orr $1, $1, $3\0A\09strex…
|
| /llvm-project-15.0.7/llvm/test/MC/Disassembler/ARM/ |
| H A D | thumb-tests.txt | 167 # CHECK: ldrex r8, [r2]
|
| H A D | thumb2.txt | 709 # CHECK: ldrex r1, [r4] 710 # CHECK: ldrex r8, [r4] 711 # CHECK: ldrex r2, [sp, #128]
|
| /llvm-project-15.0.7/llvm/test/tools/llvm-mca/ARM/ |
| H A D | m7-int.s | 116 ldrex r0, [r1] label 117 ldrex r0, [r1, #4] label 549 # CHECK-NEXT: 1 2 0.50 * * U ldrex r0, [r1] 550 # CHECK-NEXT: 1 2 0.50 * * U ldrex r0, [r1, #4] 989 … - - 0.50 0.50 - - - - - - - - ldrex r0, [r1] 990 … - 0.50 0.50 - - - - - - - - ldrex r0, [r1, #4]
|
| H A D | m4-int.s | 120 ldrex r0, [r1] label 121 ldrex r0, [r1, #4] label 568 # CHECK-NEXT: 1 2 1.00 * * U ldrex r0, [r1] 569 # CHECK-NEXT: 1 2 1.00 * * U ldrex r0, [r1, #4] 1006 # CHECK-NEXT: 1.00 ldrex r0, [r1] 1007 # CHECK-NEXT: 1.00 ldrex r0, [r1, #4]
|
| H A D | cortex-a57-thumb.s | 257 ldrex r1, [r4] 258 ldrex r8, [r4] 259 ldrex r2, [sp, #128] 1165 # CHECK-NEXT: 0 0 0.00 * * U ldrex r1, [r4] 1166 # CHECK-NEXT: 0 0 0.00 * * U ldrex r8, [r4] 1167 # CHECK-NEXT: 0 0 0.00 * * U ldrex r2, [sp, #128] 2079 # CHECK-NEXT: - - - - - - - - ldrex r1, [r4] 2080 # CHECK-NEXT: - - - - - - - - ldrex r8, [r4] 2081 # CHECK-NEXT: - - - - - - - - ldrex r2, [sp, #128]
|