Home
last modified time | relevance | path

Searched refs:isTerminator (Results 1 – 25 of 212) sorted by relevance

123456789

/llvm-project-15.0.7/llvm/lib/Target/WebAssembly/
H A DWebAssemblyInstrControl.td14 let isBranch = 1, isTerminator = 1, hasCtrlDep = 1 in {
27 } // isBranch = 1, isTerminator = 1, hasCtrlDep = 1
63 } // isTerminator = 1, hasCtrlDep = 1, isBarrier = 1, isNotDuplicable = 1
89 let isTerminator = 1, isBarrier = 1 in
95 let isTerminator = 1 in {
111 } // isTerminator = 1
131 let isTerminator = 1, hasCtrlDep = 1, isBarrier = 1 in {
136 } // isTerminator = 1, hasCtrlDep = 1, isBarrier = 1
157 let isTerminator = 1, hasCtrlDep = 1, hasSideEffects = 1 in
161 let isTerminator = 1, hasSideEffects = 1, isBarrier = 1, hasCtrlDep = 1,
[all …]
H A DWebAssemblyDebugFixup.cpp116 if (Prev.DebugValue && !MI.isTerminator()) { in runOnMachineFunction()
H A DWebAssemblyCFGStackify.cpp338 if (MI.isTerminator()) in placeBlockMarker()
554 if (MI.isTerminator()) in placeTryMarker()
732 if (PrevI->isTerminator()) { in removeUnnecessaryInstrs()
1410 if (MI.isTerminator()) { in fixCatchUnwindMismatches()
1697 if (MI.isTerminator()) { in rewriteDepthImmediates()
/llvm-project-15.0.7/llvm/include/llvm/MC/
H A DMCInstrAnalysis.h64 virtual bool isTerminator(const MCInst &Inst) const { in isTerminator() function
65 return Info->get(Inst.getOpcode()).isTerminator(); in isTerminator()
/llvm-project-15.0.7/llvm/lib/Target/X86/
H A DX86SpeculativeExecutionSideEffectSuppression.cpp122 if (MI.mayLoadOrStore() && !MI.isTerminator()) { in runOnMachineFunction()
144 if (MI.isTerminator() && FirstTerminator == nullptr) in runOnMachineFunction()
H A DX86InstrControl.td21 let isTerminator = 1, isReturn = 1, isBarrier = 1,
61 let isBarrier = 1, isBranch = 1, isTerminator = 1, SchedRW = [WriteJump] in {
73 let isBranch = 1, isTerminator = 1, Uses = [EFLAGS], SchedRW = [WriteJump],
109 let isBranch = 1, isTerminator = 1, hasSideEffects = 0, SchedRW = [WriteJump] in {
126 let isBranch = 1, isTerminator = 1, isBarrier = 1, isIndirectBranch = 1 in {
209 let isBranch = 1, isTerminator = 1, SchedRW = [WriteJump] in {
290 let isCall = 1, isTerminator = 1, isReturn = 1, isBarrier = 1,
312 let isCall = 1, isTerminator = 1, isReturn = 1, isBranch = 1,
363 let isCall = 1, isTerminator = 1, isReturn = 1, isBarrier = 1,
410 let isTerminator = 1, isReturn = 1, isBarrier = 1 in {
[all …]
H A DX86InstrTSX.td27 let isBranch = 1, isTerminator = 1, Defs = [EAX] in {
/llvm-project-15.0.7/llvm/lib/CodeGen/GlobalISel/
H A DRegBankSelect.cpp329 assert((MI.isPHI() || MI.isTerminator()) && "Why do we split?"); in tryAvoidingSplit()
342 if (MI.isTerminator()) { in tryAvoidingSplit()
365 assert(MI.isTerminator() && MO.isDef() && in tryAvoidingSplit()
758 if (!MI.isPHI() && !MI.isTerminator()) { in RepairingPlacement()
783 for (auto Begin = Pred.begin(); It != Begin && It->isTerminator(); --It) in RepairingPlacement()
808 for (; It != REnd && It->isTerminator(); ++It) { in RepairingPlacement()
894 return Instr.isTerminator(); in isSplit()
897 return Instr.getPrevNode() && Instr.getPrevNode()->isTerminator(); in isSplit()
/llvm-project-15.0.7/llvm/lib/Target/M68k/
H A DM68kInstrControl.td131 let isBranch = 1, isTerminator = 1, isBarrier = 1, isIndirectBranch = 1 in
163 let isBranch = 1, isTerminator = 1, Uses = [CCR] in
210 let isBranch = 1, isTerminator = 1, isBarrier = 1 in
277 let isCall = 1, isTerminator = 1, isBarrier = 1 in {
288 } // isCall = 1, isTerminator = 1, isBarrier = 1
298 let isTerminator = 1, isReturn = 1, isBarrier = 1, hasCtrlDep = 1 in {
307 } // isTerminator = 1, isReturn = 1, isBarrier = 1, hasCtrlDep = 1
/llvm-project-15.0.7/llvm/lib/Transforms/Scalar/
H A DPlaceSafepoints.cpp284 if (BBI->isTerminator()) { in scanOneBB()
399 if (!I->isTerminator()) in findLocationForEntrySafepoint()
410 if (I->isTerminator()) in findLocationForEntrySafepoint()
433 assert((HasNextInstruction(Cursor) || Cursor->isTerminator()) && in findLocationForEntrySafepoint()
/llvm-project-15.0.7/mlir/lib/Dialect/GPU/Transforms/
H A DAsyncRegionRewriter.cpp37 static bool isTerminator(Operation *op) { in isTerminator() function
81 if (isTerminator(op) || hasSideEffects(op)) in visit()
264 return isTerminator(&op) || hasSideEffects(&op); in addAsyncDependencyAfter()
/llvm-project-15.0.7/llvm/lib/Target/Hexagon/
H A DHexagonPseudo.td90 let isBranch = 1, isTerminator = 1, hasSideEffects = 0,
97 let isBranch = 1, isTerminator = 1, hasSideEffects = 0,
104 let isBranch = 1, isTerminator = 1, hasSideEffects = 0,
255 let isReturn = 1, isTerminator = 1, isBarrier = 1, hasSideEffects = 0,
261 isTerminator = 1, isCodeGenOnly = 1 in
267 isTerminator = 1, isCodeGenOnly = 1 in
319 let isTerminator = 1, hasSideEffects = 0, isReturn = 1, isCodeGenOnly = 1,
374 let isCall = 1, isBarrier = 1, isReturn = 1, isTerminator = 1,
/llvm-project-15.0.7/llvm/include/llvm/IR/
H A DInstruction.h160 bool isTerminator() const { return isTerminator(getOpcode()); }
177 static inline bool isTerminator(unsigned OpCode) {
/llvm-project-15.0.7/llvm/lib/Target/AArch64/
H A DAArch64SLSHardening.cpp83 assert(std::prev(MBBI)->isTerminator() && in insertSpeculationBarrier()
135 assert(MI.isTerminator()); in hardenReturnsAndBRs()
/llvm-project-15.0.7/llvm/lib/FuzzMutate/
H A DIRMutator.cpp165 if (Inst.isTerminator() || Inst.isEHPad() || in mutate()
181 assert(!Inst.isTerminator() && "Deleting terminators invalidates CFG"); in mutate()
/llvm-project-15.0.7/llvm/lib/Target/RISCV/
H A DRISCVRedundantCopyElimination.cpp101 if (!CondBr->isTerminator()) in optimizeBlock()
/llvm-project-15.0.7/llvm/tools/llvm-reduce/deltas/
H A DReduceArguments.cpp94 if (!I->isTerminator()) in extractArgumentsFromModule()
H A DReduceInstructionsMIR.cpp52 if (MI.isTerminator()) in shouldNotRemoveInstruction()
/llvm-project-15.0.7/bolt/lib/Passes/
H A DAllocCombiner.cpp42 if (BC.MIB->isTerminator(Inst) || in isIndifferentToSP()
/llvm-project-15.0.7/llvm/lib/Target/ARM/
H A DARMSLSHardening.cpp80 assert(std::prev(MBBI)->isTerminator() && in insertSpeculationBarrier()
118 assert(MI.isTerminator()); in hardenReturnsAndBRs()
/llvm-project-15.0.7/llvm/lib/Target/ARC/
H A DARCInstrInfo.cpp181 while (isPredicated(*I) || I->isTerminator() || I->isDebugValue()) { in analyzeBranch()
188 while (I->isDebugInstr() || !I->isTerminator()) { in analyzeBranch()
/llvm-project-15.0.7/llvm/lib/Target/SystemZ/
H A DSystemZLongBranch.cpp305 while (MI != End && !MI->isTerminator()) { in initMBBInfo()
314 assert(MI->isTerminator() && "Terminator followed by non-terminator"); in initMBBInfo()
/llvm-project-15.0.7/llvm/lib/Target/AMDGPU/
H A DAMDGPUSetWavePriority.cpp123 while (I != E && !SIInstrInfo::isVALU(*I) && !I->isTerminator()) in runOnMachineFunction()
/llvm-project-15.0.7/llvm/lib/Analysis/
H A DCodeMetrics.cpp37 if (!I->mayHaveSideEffects() && !I->isTerminator()) in appendSpeculatableOperands()
/llvm-project-15.0.7/llvm/lib/Transforms/Utils/
H A DDemoteRegToStack.cpp93 if (!I.isTerminator()) { in DemoteRegToStack()

123456789