Home
last modified time | relevance | path

Searched refs:isDesirableToTransformToIntegerOp (Results 1 – 5 of 5) sorted by relevance

/llvm-project-15.0.7/llvm/lib/Target/ARM/
H A DARMISelLowering.h440 bool isDesirableToTransformToIntegerOp(unsigned Opc, EVT VT) const override;
H A DARMISelLowering.cpp18789 bool ARMTargetLowering::isDesirableToTransformToIntegerOp(unsigned Opc, in isDesirableToTransformToIntegerOp() function in ARMTargetLowering
/llvm-project-15.0.7/llvm/lib/Target/PowerPC/
H A DPPCISelLowering.h1038 bool isDesirableToTransformToIntegerOp(unsigned Opc, in isDesirableToTransformToIntegerOp() function
/llvm-project-15.0.7/llvm/include/llvm/CodeGen/
H A DTargetLowering.h3909 virtual bool isDesirableToTransformToIntegerOp(unsigned /*Opc*/, in isDesirableToTransformToIntegerOp() function
/llvm-project-15.0.7/llvm/lib/CodeGen/SelectionDAG/
H A DDAGCombiner.cpp17755 !TLI.isDesirableToTransformToIntegerOp(ISD::LOAD, VT) || in TransformFPLoadStorePair()
17756 !TLI.isDesirableToTransformToIntegerOp(ISD::STORE, VT) || in TransformFPLoadStorePair()