Home
last modified time | relevance | path

Searched refs:hasInstrSchedModel (Results 1 – 19 of 19) sorted by relevance

/llvm-project-15.0.7/llvm/lib/CodeGen/
H A DTargetSchedule.cpp38 bool TargetSchedModel::hasInstrSchedModel() const { in hasInstrSchedModel() function in TargetSchedModel
86 if (hasInstrSchedModel()) { in mustBeginGroup()
97 if (hasInstrSchedModel()) { in mustEndGroup()
112 if (hasInstrSchedModel()) { in getNumMicroOps()
187 if (!hasInstrSchedModel() && !hasInstrItineraries()) in computeOperandLatency()
266 if (hasInstrSchedModel()) in computeInstrLatency()
280 if (hasInstrSchedModel()) { in computeInstrLatency()
310 if (hasInstrSchedModel()) { in computeOutputLatency()
331 if (hasInstrSchedModel()) in computeReciprocalThroughput()
343 if (hasInstrSchedModel()) { in computeReciprocalThroughput()
[all …]
H A DMachineScheduler.cpp2021 if (!SchedModel->hasInstrSchedModel()) in init()
2044 if (SchedModel->hasInstrSchedModel()) { in init()
2185 if (SchedModel->hasInstrSchedModel() && SU->hasReservedResource) { in checkHazard()
2234 if (!SchedModel->hasInstrSchedModel()) in getOtherResourceCount()
2423 if (SchedModel->hasInstrSchedModel()) { in bumpNode()
2701 if (SchedModel->hasInstrSchedModel() && OtherCount != 0) { in setPolicy()
H A DMachineCombiner.cpp445 if (!TSchedModel.hasInstrSchedModel()) in preservesResourceLen()
H A DScheduleDAGInstrs.cpp585 if (SchedModel.hasInstrSchedModel()) { in initSUnits()
H A DMachineTraceMetrics.cpp120 if (!SchedModel.hasInstrSchedModel()) in getResources()
H A DMachinePipeliner.cpp1013 if (STI && STI->getSchedModel().hasInstrSchedModel()) { in minFuncUnits()
1056 if (STI && STI->getSchedModel().hasInstrSchedModel()) { in calcCriticalResources()
/llvm-project-15.0.7/llvm/include/llvm/MC/
H A DMCSchedule.h320 bool hasInstrSchedModel() const { return SchedClassTable; } in hasInstrSchedModel() function
340 assert(hasInstrSchedModel() && "No scheduling machine model"); in getProcResource()
347 assert(hasInstrSchedModel() && "No scheduling machine model"); in getSchedClassDesc()
/llvm-project-15.0.7/llvm/include/llvm/CodeGen/
H A DTargetSchedule.h72 bool hasInstrSchedModel() const;
91 return hasInstrSchedModel() || hasInstrItineraries(); in hasInstrSchedModelOrItineraries()
H A DScheduleDAGInstrs.h266 if (!SU->SchedClass && SchedModel.hasInstrSchedModel()) in getSchedClass()
/llvm-project-15.0.7/llvm/lib/Target/SystemZ/
H A DSystemZHazardRecognizer.h122 if (!SU->SchedClass && SchedModel->hasInstrSchedModel()) in getSchedClass()
/llvm-project-15.0.7/llvm/lib/Target/AArch64/
H A DAArch64StorePairSuppress.cpp135 if (!SchedModel.hasInstrSchedModel()) { in runOnMachineFunction()
H A DAArch64SIMDInstrOpt.cpp706 if (!SchedModel.hasInstrSchedModel()) in runOnMachineFunction()
/llvm-project-15.0.7/llvm/lib/Target/PowerPC/
H A DPPCSubtarget.cpp206 return getSchedModel().hasInstrSchedModel() && EnableMachinePipeliner; in enableMachinePipeliner()
/llvm-project-15.0.7/llvm/lib/Target/ARM/
H A DARMSubtarget.cpp399 return getSchedModel().hasInstrSchedModel() && useMachinePipeliner(); in enableMachinePipeliner()
/llvm-project-15.0.7/llvm/utils/TableGen/
H A DSubtargetEmitter.cpp1018 if (!ProcModel.hasInstrSchedModel()) in GenSchedClassTables()
1328 if (!PI->hasInstrSchedModel()) in EmitSchedClassTables()
1376 if (PM.hasInstrSchedModel()) in EmitProcessorModels()
1405 if (PM.hasInstrSchedModel()) in EmitProcessorModels()
H A DCodeGenSchedule.h261 bool hasInstrSchedModel() const { in hasInstrSchedModel() function
/llvm-project-15.0.7/llvm/lib/MC/MCDisassembler/
H A DDisassembler.cpp201 if (!SCModel.hasInstrSchedModel()) in getLatency()
/llvm-project-15.0.7/llvm/tools/llvm-mca/
H A Dllvm-mca.cpp365 if (!STI->getSchedModel().hasInstrSchedModel()) { in main()
/llvm-project-15.0.7/llvm/lib/MCA/
H A DInstrBuilder.cpp543 assert(STI.getSchedModel().hasInstrSchedModel() && in createInstrDescImpl()