| /llvm-project-15.0.7/lldb/source/Plugins/Instruction/MIPS/ |
| H A D | EmulateInstructionMIPS.cpp | 1421 rt = m_reg_info->getEncodingValue(insn.getOperand(0).getReg()); in Emulate_LUI() 1796 rs = m_reg_info->getEncodingValue(insn.getOperand(0).getReg()); in Emulate_BXX_3ops() 1797 rt = m_reg_info->getEncodingValue(insn.getOperand(1).getReg()); in Emulate_BXX_3ops() 1847 rs = m_reg_info->getEncodingValue(insn.getOperand(0).getReg()); in Emulate_BXX_3ops_C() 1848 rt = m_reg_info->getEncodingValue(insn.getOperand(1).getReg()); in Emulate_BXX_3ops_C() 1926 rs = m_reg_info->getEncodingValue(insn.getOperand(0).getReg()); in Emulate_Bcond_Link_C() 1995 rs = m_reg_info->getEncodingValue(insn.getOperand(0).getReg()); in Emulate_Bcond_Link() 2046 rs = m_reg_info->getEncodingValue(insn.getOperand(0).getReg()); in Emulate_BXX_2ops() 2104 rs = m_reg_info->getEncodingValue(insn.getOperand(0).getReg()); in Emulate_BXX_2ops_C() 2379 rt = m_reg_info->getEncodingValue(insn.getOperand(0).getReg()); in Emulate_JALRS() [all …]
|
| /llvm-project-15.0.7/lldb/source/Plugins/Instruction/MIPS64/ |
| H A D | EmulateInstructionMIPS64.cpp | 1237 rt = m_reg_info->getEncodingValue(insn.getOperand(0).getReg()); in Emulate_LUI() 1336 rs = m_reg_info->getEncodingValue(insn.getOperand(0).getReg()); in Emulate_BXX_3ops() 1337 rt = m_reg_info->getEncodingValue(insn.getOperand(1).getReg()); in Emulate_BXX_3ops() 1389 rs = m_reg_info->getEncodingValue(insn.getOperand(0).getReg()); in Emulate_Bcond_Link() 1500 rs = m_reg_info->getEncodingValue(insn.getOperand(0).getReg()); in Emulate_Bcond_Link_C() 1568 rs = m_reg_info->getEncodingValue(insn.getOperand(0).getReg()); in Emulate_BXX_2ops() 1658 rs = m_reg_info->getEncodingValue(insn.getOperand(0).getReg()); in Emulate_BXX_3ops_C() 1659 rt = m_reg_info->getEncodingValue(insn.getOperand(1).getReg()); in Emulate_BXX_3ops_C() 1744 rs = m_reg_info->getEncodingValue(insn.getOperand(0).getReg()); in Emulate_BXX_2ops_C() 1867 rt = m_reg_info->getEncodingValue(insn.getOperand(0).getReg()); in Emulate_JALR() [all …]
|
| /llvm-project-15.0.7/llvm/lib/Target/ARM/MCTargetDesc/ |
| H A D | ARMMCCodeEmitter.cpp | 557 unsigned RegNo = CTX.getRegisterInfo()->getEncodingValue(Reg); in getMachineOpValue() 597 Reg = CTX.getRegisterInfo()->getEncodingValue(MO.getReg()); in EncodeAddrModeOpValues() 991 Reg = CTX.getRegisterInfo()->getEncodingValue(MO.getReg()); in getAddrModeImm12OpValue() 1255 unsigned Rn = CTX.getRegisterInfo()->getEncodingValue(MO.getReg()); in getLdStSORegOpValue() 1333 Imm8 = CTX.getRegisterInfo()->getEncodingValue(MO.getReg()); in getAddrMode3OffsetOpValue() 1369 Imm8 = CTX.getRegisterInfo()->getEncodingValue(MO1.getReg()); in getAddrMode3OpValue() 1602 Value |= CTX.getRegisterInfo()->getEncodingValue(MO2.getReg()); in getT2AddrModeSORegOpValue() 1727 unsigned RegNo = CTX.getRegisterInfo()->getEncodingValue(Reg); in getRegisterListOpValue() 1742 return MRI.getEncodingValue(LHS.getReg()) < in getRegisterListOpValue() 1743 MRI.getEncodingValue(RHS.getReg()); in getRegisterListOpValue() [all …]
|
| /llvm-project-15.0.7/llvm/lib/Target/CSKY/MCTargetDesc/ |
| H A D | CSKYMCCodeEmitter.cpp | 249 return Ctx.getRegisterInfo()->getEncodingValue(MO.getReg()); in getMachineOpValue() 268 unsigned Imm = Ctx.getRegisterInfo()->getEncodingValue(Rz) - in getRegSeqImmOpValue() 269 Ctx.getRegisterInfo()->getEncodingValue(Ry); in getRegSeqImmOpValue() 271 return ((Ctx.getRegisterInfo()->getEncodingValue(Ry) << 5) | Imm); in getRegSeqImmOpValue() 279 Ctx.getRegisterInfo()->getEncodingValue(MI.getOperand(Op).getReg()); in getRegisterSeqOpValue() 281 Ctx.getRegisterInfo()->getEncodingValue(MI.getOperand(Op + 1).getReg()); in getRegisterSeqOpValue()
|
| /llvm-project-15.0.7/llvm/lib/Target/AMDGPU/ |
| H A D | R600ExpandSpecialInstrs.cpp | 127 unsigned DstBase = TRI.getEncodingValue(DstReg) & HW_REG_MASK; in runOnMachineFunction() 154 if ((TRI.getEncodingValue(Src0) & 0xff) < 127 && in runOnMachineFunction() 155 (TRI.getEncodingValue(Src1) & 0xff) < 127) in runOnMachineFunction() 231 unsigned DstBase = TRI.getEncodingValue(DstReg) & HW_REG_MASK; in runOnMachineFunction()
|
| H A D | R600RegisterInfo.cpp | 78 return this->getEncodingValue(reg) >> HW_CHAN_SHIFT; in getHWRegChan() 82 return GET_REG_INDEX(getEncodingValue(Reg)); in getHWRegIndex()
|
| /llvm-project-15.0.7/llvm/lib/Target/AArch64/Disassembler/ |
| H A D | AArch64ExternalSymbolizer.cpp | 102 EncodedInst |= MCRI.getEncodingValue(MI.getOperand(0).getReg()); // reg in tryAddingSymbolicOperand() 131 MCRI.getEncodingValue(MI.getOperand(1).getReg()) << 5; // Rn in tryAddingSymbolicOperand() 132 EncodedInst |= MCRI.getEncodingValue(MI.getOperand(0).getReg()); // Rd in tryAddingSymbolicOperand()
|
| /llvm-project-15.0.7/llvm/lib/Target/AMDGPU/MCTargetDesc/ |
| H A D | SIMCCodeEmitter.cpp | 342 Encoding |= MRI.getEncodingValue(AMDGPU::EXEC_LO); in encodeInstruction() 449 RegEnc |= MRI.getEncodingValue(Reg); in getSDWASrcEncoding() 480 RegEnc |= MRI.getEncodingValue(Reg); in getSDWAVopcDstEncoding() 492 uint64_t Enc = MRI.getEncodingValue(Reg); in getAVOperandEncoding() 540 Op = MRI.getEncodingValue(MO.getReg()); in getMachineOpValue()
|
| H A D | R600MCCodeEmitter.cpp | 153 return MRI.getEncodingValue(RegNo) & HW_REG_MASK; in getHWReg() 162 return MRI.getEncodingValue(MO.getReg()); in getMachineOpValue()
|
| /llvm-project-15.0.7/llvm/lib/Target/BPF/MCTargetDesc/ |
| H A D | BPFMCCodeEmitter.cpp | 83 return MRI.getEncodingValue(MO.getReg()); in getMachineOpValue() 159 Encoding = MRI.getEncodingValue(Op1.getReg()); in getMemoryOpValue()
|
| /llvm-project-15.0.7/llvm/lib/Target/MSP430/MCTargetDesc/ |
| H A D | MSP430MCCodeEmitter.cpp | 106 return Ctx.getRegisterInfo()->getEncodingValue(MO.getReg()); in getMachineOpValue() 125 unsigned Reg = Ctx.getRegisterInfo()->getEncodingValue(MO1.getReg()); in getMemOpValue()
|
| /llvm-project-15.0.7/llvm/lib/Target/Hexagon/ |
| H A D | HexagonAsmPrinter.cpp | 378 unsigned Reg = RI->getEncodingValue(Rt.getReg()); in HexagonProcessInstruction() 389 unsigned Reg = RI->getEncodingValue(Rt.getReg()); in HexagonProcessInstruction() 401 unsigned Reg = RI->getEncodingValue(Rt.getReg()); in HexagonProcessInstruction() 413 unsigned Reg = RI->getEncodingValue(Rs.getReg()); in HexagonProcessInstruction() 598 unsigned Reg = RI->getEncodingValue(Rt.getReg()); in HexagonProcessInstruction()
|
| /llvm-project-15.0.7/llvm/lib/Target/Mips/MCTargetDesc/ |
| H A D | MipsOptionRecord.cpp | 78 unsigned EncVal = MCRegInfo->getEncodingValue(SubReg); in SetPhysRegUsed()
|
| H A D | MipsMCCodeEmitter.cpp | 96 unsigned Reg0 = Ctx.getRegisterInfo()->getEncodingValue(RegOp0); in LowerCompactBranch() 97 unsigned Reg1 = Ctx.getRegisterInfo()->getEncodingValue(RegOp1); in LowerCompactBranch() 737 unsigned RegNo = Ctx.getRegisterInfo()->getEncodingValue(Reg); in getMachineOpValue() 1046 unsigned RegNo = Ctx.getRegisterInfo()->getEncodingValue(Reg); in getRegisterListOpValue()
|
| /llvm-project-15.0.7/llvm/lib/Target/LoongArch/MCTargetDesc/ |
| H A D | LoongArchMCCodeEmitter.cpp | 80 return Ctx.getRegisterInfo()->getEncodingValue(MO.getReg()); in getMachineOpValue()
|
| /llvm-project-15.0.7/llvm/lib/Target/PowerPC/MCTargetDesc/ |
| H A D | PPCMCCodeEmitter.cpp | 390 return CTX.getRegisterInfo()->getEncodingValue(isPPC64 ? PPC::X13 : PPC::R2); in getTLSRegEncoding() 413 return 0x80 >> CTX.getRegisterInfo()->getEncodingValue(MO.getReg()); in get_crbitm_encoding() 444 return CTX.getRegisterInfo()->getEncodingValue(Reg); in getMachineOpValue()
|
| /llvm-project-15.0.7/llvm/lib/Target/Hexagon/AsmParser/ |
| H A D | HexagonAsmParser.cpp | 1298 const unsigned Lower = RI->getEncodingValue(RegPair); in processInstruction() 1357 if (RI->getEncodingValue(Ry.getReg()) != RI->getEncodingValue(src.getReg())) in processInstruction() 1745 unsigned int RegPairNum = RI->getEncodingValue(Rss.getReg()); in processInstruction() 1769 unsigned int RegNum = RI->getEncodingValue(Rs.getReg()); in processInstruction() 1786 unsigned int RegNum = RI->getEncodingValue(Rs.getReg()); in processInstruction() 1803 unsigned int RegNum = RI->getEncodingValue(Rt.getReg()); in processInstruction() 1823 unsigned int RegNum = RI->getEncodingValue(Rt.getReg()); in processInstruction() 1846 unsigned int RegNum = RI->getEncodingValue(Rt.getReg()); in processInstruction() 1889 unsigned int RegPairNum = RI->getEncodingValue(Rss.getReg()); in processInstruction()
|
| /llvm-project-15.0.7/llvm/lib/Target/AArch64/ |
| H A D | AArch64RegisterInfo.h | 34 return getEncodingValue(i); in getSEHRegNum()
|
| H A D | AArch64FalkorHWPFFix.cpp | 661 unsigned Dest = LI.DestReg ? TRI->getEncodingValue(LI.DestReg) : 0; in getTag() 662 unsigned Base = TRI->getEncodingValue(LI.BaseReg); in getTag() 670 Off = (1 << 5) | TRI->getEncodingValue(LI.OffsetOpnd->getReg()); in getTag()
|
| /llvm-project-15.0.7/llvm/lib/Target/VE/MCTargetDesc/ |
| H A D | VEMCCodeEmitter.cpp | 94 return Ctx.getRegisterInfo()->getEncodingValue(MO.getReg()); in getMachineOpValue()
|
| /llvm-project-15.0.7/llvm/lib/Target/ARM/ |
| H A D | ARMBaseRegisterInfo.h | 245 int getSEHRegNum(unsigned i) const { return getEncodingValue(i); } in getSEHRegNum()
|
| /llvm-project-15.0.7/llvm/lib/Target/M68k/MCTargetDesc/ |
| H A D | M68kMCCodeEmitter.cpp | 201 Value |= RI->getEncodingValue(RegNum); in getMachineOpValue()
|
| /llvm-project-15.0.7/llvm/lib/Target/Sparc/MCTargetDesc/ |
| H A D | SparcMCCodeEmitter.cpp | 125 return Ctx.getRegisterInfo()->getEncodingValue(MO.getReg()); in getMachineOpValue()
|
| /llvm-project-15.0.7/llvm/lib/Target/AVR/MCTargetDesc/ |
| H A D | AVRMCCodeEmitter.cpp | 259 return Ctx.getRegisterInfo()->getEncodingValue(MO.getReg()); in getMachineOpValue()
|
| /llvm-project-15.0.7/llvm/lib/Target/X86/AsmParser/ |
| H A D | X86AsmParser.cpp | 3674 MRI->getEncodingValue(Inst.getOperand(0).getReg()) >= 8 || in processInstruction() 3675 MRI->getEncodingValue(Inst.getOperand(1).getReg()) < 8) in processInstruction() 3703 MRI->getEncodingValue(Inst.getOperand(0).getReg()) >= 8 || in processInstruction() 3704 MRI->getEncodingValue(Inst.getOperand(2).getReg()) < 8) in processInstruction() 3859 unsigned Src2Enc = MRI->getEncodingValue(Src2); in validateInstruction() 3876 unsigned Dest = MRI->getEncodingValue(Inst.getOperand(0).getReg()); in validateInstruction() 3877 unsigned Index = MRI->getEncodingValue( in validateInstruction() 3883 unsigned Dest = MRI->getEncodingValue(Inst.getOperand(0).getReg()); in validateInstruction() 3884 unsigned Mask = MRI->getEncodingValue(Inst.getOperand(1).getReg()); in validateInstruction() 3885 unsigned Index = MRI->getEncodingValue( in validateInstruction() [all …]
|