Searched refs:emitStoreConditional (Results 1 – 9 of 9) sorted by relevance
| /llvm-project-15.0.7/llvm/lib/Target/Hexagon/ |
| H A D | HexagonISelLowering.h | 325 Value *emitStoreConditional(IRBuilderBase &Builder, Value *Val, Value *Addr,
|
| H A D | HexagonISelLowering.cpp | 3641 Value *HexagonTargetLowering::emitStoreConditional(IRBuilderBase &Builder, in emitStoreConditional() function in HexagonTargetLowering
|
| /llvm-project-15.0.7/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.h | 645 Value *emitStoreConditional(IRBuilderBase &Builder, Value *Val, Value *Addr,
|
| H A D | ARMISelLowering.cpp | 21227 Value *ARMTargetLowering::emitStoreConditional(IRBuilderBase &Builder, in emitStoreConditional() function in ARMTargetLowering
|
| /llvm-project-15.0.7/llvm/lib/CodeGen/ |
| H A D | AtomicExpandPass.cpp | 1117 TLI->emitStoreConditional(Builder, NewVal, Addr, MemOpOrder); in insertRMWLLSCLoop()
1301 Value *StoreSuccess = TLI->emitStoreConditional(Builder, NewValueInsert, in expandAtomicCmpXchg()
|
| /llvm-project-15.0.7/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.h | 686 Value *emitStoreConditional(IRBuilderBase &Builder, Value *Val, Value *Addr,
|
| H A D | AArch64ISelLowering.cpp | 20554 Value *AArch64TargetLowering::emitStoreConditional(IRBuilderBase &Builder, in emitStoreConditional() function in AArch64TargetLowering
|
| /llvm-project-15.0.7/llvm/docs/ |
| H A D | Atomics.rst | 457 ``emitStoreConditional()``
|
| /llvm-project-15.0.7/llvm/include/llvm/CodeGen/ |
| H A D | TargetLowering.h | 1956 virtual Value *emitStoreConditional(IRBuilderBase &Builder, Value *Val, in emitStoreConditional() function
|