| /llvm-project-15.0.7/llvm/test/CodeGen/X86/ |
| H A D | h-register-addressing-32.ll | 9 ; CHECK-NEXT: movzbl %dh, %ecx 22 ; CHECK-NEXT: movzbl %dh, %ecx 35 ; CHECK-NEXT: movzbl %dh, %ecx 48 ; CHECK-NEXT: movzbl %dh, %ecx 61 ; CHECK-NEXT: movzbl %dh, %ecx 74 ; CHECK-NEXT: movzbl %dh, %ecx 87 ; CHECK-NEXT: movzbl %dh, %ecx
|
| H A D | pr38795.ll | 38 ; CHECK-NEXT: movb %dh, %dl 55 ; CHECK-NEXT: movb %cl, %dh 63 ; CHECK-NEXT: movb %dh, {{[-0-9]+}}(%e{{[sb]}}p) # 1-byte Spill 65 ; CHECK-NEXT: movb {{[-0-9]+}}(%e{{[sb]}}p), %dh # 1-byte Reload 71 ; CHECK-NEXT: movb %dh, %dl 102 ; CHECK-NEXT: # implicit-def: $dh 113 ; CHECK-NEXT: movb %dl, %dh
|
| H A D | abs.ll | 493 ; X86-NEXT: movb {{[0-9]+}}(%esp), %dh 518 ; X86-NEXT: movb %dh, %al 520 ; X86-NEXT: xorb %al, %dh 521 ; X86-NEXT: subb %al, %dh 522 ; X86-NEXT: movb %dh, {{[-0-9]+}}(%e{{[sb]}}p) # 1-byte Spill 555 ; X86-NEXT: movb {{[0-9]+}}(%esp), %dh 556 ; X86-NEXT: movb %dh, %al 558 ; X86-NEXT: xorb %al, %dh 559 ; X86-NEXT: subb %al, %dh 585 ; X86-NEXT: movb %dh, 11(%esi)
|
| H A D | h-registers-1.ll | 24 ; CHECK-NEXT: movzbl %dh, %edx 58 ; GNUX32-NEXT: movzbl %dh, %edx
|
| H A D | byval5.ll | 69 ; X86-NEXT: movb 8(%ebp), %dh 70 ; X86-NEXT: movb %dh, {{[0-9]+}}(%esp)
|
| H A D | is_fpclass.ll | 859 ; CHECK-32-NEXT: setp %dh 866 ; CHECK-32-NEXT: orb %dh, %dl 871 ; CHECK-32-NEXT: setp %dh 878 ; CHECK-32-NEXT: orb %dh, %al 905 ; CHECK-32-NEXT: setge %dh 911 ; CHECK-32-NEXT: orb %dh, %dl 915 ; CHECK-32-NEXT: setge %dh 920 ; CHECK-32-NEXT: orb %dh, %cl
|
| H A D | rotate-extract.ll | 229 ; X86-NEXT: subb %dh, %al 231 ; X86-NEXT: addb %dh, %al
|
| H A D | shift-combine.ll | 210 ; X32-NEXT: movb {{[0-9]+}}(%esp), %dh 211 ; X32-NEXT: incb %dh 212 ; X32-NEXT: movsbl %dh, %esi
|
| /llvm-project-15.0.7/clang/test/SemaCUDA/ |
| H A D | function-overload.cu | 47 __host__ HostReturnTy dh() { return HostReturnTy(); } in dh() function 48 __device__ DeviceReturnTy dh() { return DeviceReturnTy(); } in dh() function 124 HostFnPtr fp_dh = dh; in hostf() 125 HostReturnTy ret_dh = dh(); in hostf() 145 DeviceFnPtr fp_dh = dh; in devicef() 146 DeviceReturnTy ret_dh = dh(); in devicef() 166 DeviceFnPtr fp_dh = dh; in globalf() 167 DeviceReturnTy ret_dh = dh(); in globalf() 199 CurrentFnPtr fp_dh = dh; in hostdevicef() 200 CurrentReturnTy ret_dh = dh(); in hostdevicef() [all …]
|
| /llvm-project-15.0.7/llvm/test/DebugInfo/MIR/X86/ |
| H A D | bit-piece-dh.mir | 5 # CHECK-NEXT: DW_AT_name {{.*}}"dh" 9 ; char dh = i>>8; 10 ; return dh; 47 !14 = !DILocalVariable(name: "dh", scope: !7, file: !1, line: 2, type: !10) 91 DBG_VALUE $dh, _, !14, !15, debug-location !16
|
| /llvm-project-15.0.7/llvm/test/MC/X86/ |
| H A D | encoder-fail.s | 4 movzx %dh, %rsi 16 mov %dh, (%rax,%r8)
|
| /llvm-project-15.0.7/lldb/test/Shell/Register/Core/Inputs/ |
| H A D | x86-32-gp.check | 20 # CHECK-DAG: dh = 0x24
|
| H A D | x86-64-gp-hixmm.check | 52 # CHECK-DAG: dh = 0x24
|
| /llvm-project-15.0.7/lldb/test/API/functionalities/gdb_remote_client/ |
| H A D | amd64-partial-regs.FileCheck | 18 CHECK-DAG: dh = 0x12
|
| /llvm-project-15.0.7/lldb/test/Shell/Register/ |
| H A D | x86-gp-read.test | 27 # CHECK-DAG: dh = 0x37
|
| H A D | x86-64-gp-read.test | 34 # CHECK-DAG: dh = 0x37
|
| /llvm-project-15.0.7/lldb/source/Plugins/Process/Utility/ |
| H A D | RegisterInfos_x86_64.h | 251 DEFINE_GPR_PSEUDO_8H(ch, rcx), DEFINE_GPR_PSEUDO_8H(dh, rdx), 407 UPDATE_GPR_INFO_8H(dh, rdx);
|
| H A D | RegisterInfos_i386.h | 224 DEFINE_GPR_PSEUDO_8H(ch, ecx), DEFINE_GPR_PSEUDO_8H(dh, edx),
|
| /llvm-project-15.0.7/clang/test/CodeGenCXX/ |
| H A D | const-init-cxx11.cpp | 193 extern constexpr void (D::*dh)() = &B2::h;
|
| /llvm-project-15.0.7/lldb/source/Plugins/Process/Windows/Common/x64/ |
| H A D | RegisterContextWindows_x64.cpp | 231 DEFINE_GPR_PSEUDO_8(dh),
|
| /llvm-project-15.0.7/compiler-rt/lib/sanitizer_common/ |
| H A D | sanitizer_common_interceptors_format.inc | 245 // GNU allocation of string with range dh-j plus %.
|
| /llvm-project-15.0.7/clang/include/clang/Basic/ |
| H A D | arm_sve.td | 1230 def SVUNPKHI_S : SInst<"svunpkhi[_{d}]", "dh", "sil", MergeNone, "aarch64_sve_su… 1231 def SVUNPKHI_U : SInst<"svunpkhi[_{d}]", "dh", "UsUiUl", MergeNone, "aarch64_sve_uu… 1232 def SVUNPKLO_S : SInst<"svunpklo[_{d}]", "dh", "sil", MergeNone, "aarch64_sve_su… 1233 def SVUNPKLO_U : SInst<"svunpklo[_{d}]", "dh", "UsUiUl", MergeNone, "aarch64_sve_uu… 1736 def SVMOVLB_S_N : SInst<"svmovlb[_{d}]", "dh", "sil", MergeNone>; 1737 def SVMOVLB_U_N : SInst<"svmovlb[_{d}]", "dh", "UsUiUl", MergeNone>; 1738 def SVMOVLT_S_N : SInst<"svmovlt[_{d}]", "dh", "sil", MergeNone>; 1739 def SVMOVLT_U_N : SInst<"svmovlt[_{d}]", "dh", "UsUiUl", MergeNone>;
|
| /llvm-project-15.0.7/llvm/lib/Target/X86/ |
| H A D | X86RegisterInfo.td | 59 def DH : X86Reg<"dh", 6>;
|
| H A D | README.txt | 361 942 942 0x3d03 movl %dh, (1809(%esp, %esi)
|
| /llvm-project-15.0.7/lldb/tools/debugserver/source/MacOSX/i386/ |
| H A D | DNBArchImplI386.cpp | 1317 DEFINE_GPR_PSEUDO_8H(dh, edx),
|