Home
last modified time | relevance | path

Searched refs:createGenericSchedLive (Results 1 – 7 of 7) sorted by relevance

/llvm-project-15.0.7/llvm/lib/Target/RISCV/
H A DRISCVTargetMachine.cpp150 ScheduleDAGMILive *DAG = createGenericSchedLive(C); in createMachineScheduler()
/llvm-project-15.0.7/llvm/lib/Target/X86/
H A DX86TargetMachine.cpp373 ScheduleDAGMILive *DAG = createGenericSchedLive(C); in createMachineScheduler()
/llvm-project-15.0.7/llvm/lib/Target/ARM/
H A DARMTargetMachine.cpp346 ScheduleDAGMILive *DAG = createGenericSchedLive(C); in createMachineScheduler()
/llvm-project-15.0.7/llvm/include/llvm/CodeGen/
H A DMachineScheduler.h1089 ScheduleDAGMILive *createGenericSchedLive(MachineSchedContext *C);
/llvm-project-15.0.7/llvm/lib/Target/AArch64/
H A DAArch64TargetMachine.cpp473 ScheduleDAGMILive *DAG = createGenericSchedLive(C); in createMachineScheduler()
/llvm-project-15.0.7/llvm/lib/CodeGen/
H A DMachineScheduler.cpp349 return createGenericSchedLive(this); in createMachineScheduler()
3488 ScheduleDAGMILive *llvm::createGenericSchedLive(MachineSchedContext *C) { in createGenericSchedLive() function in llvm
3501 return createGenericSchedLive(C); in createConvergingSched()
/llvm-project-15.0.7/llvm/lib/Target/AMDGPU/
H A DAMDGPUTargetMachine.cpp1136 ScheduleDAGMILive *DAG = createGenericSchedLive(C); in createMachineScheduler()