| /llvm-project-15.0.7/llvm/include/llvm/ExecutionEngine/Orc/ |
| H A D | EPCGenericMemoryAccess.h | 42 void writeUInt8sAsync(ArrayRef<tpctypes::UInt8Write> Ws, in writeUInt8sAsync() argument
46 FAs.WriteUInt8s, std::move(OnWriteComplete), Ws); in writeUInt8sAsync()
49 void writeUInt16sAsync(ArrayRef<tpctypes::UInt16Write> Ws, in writeUInt16sAsync() argument
53 FAs.WriteUInt16s, std::move(OnWriteComplete), Ws); in writeUInt16sAsync()
56 void writeUInt32sAsync(ArrayRef<tpctypes::UInt32Write> Ws, in writeUInt32sAsync() argument
60 FAs.WriteUInt32s, std::move(OnWriteComplete), Ws); in writeUInt32sAsync()
63 void writeUInt64sAsync(ArrayRef<tpctypes::UInt64Write> Ws, in writeUInt64sAsync() argument
67 FAs.WriteUInt64s, std::move(OnWriteComplete), Ws); in writeUInt64sAsync()
70 void writeBuffersAsync(ArrayRef<tpctypes::BufferWrite> Ws, in writeBuffersAsync() argument
74 FAs.WriteBuffers, std::move(OnWriteComplete), Ws); in writeBuffersAsync()
|
| H A D | ExecutorProcessControl.h | 123 Error writeUInt8s(ArrayRef<tpctypes::UInt8Write> Ws) { in writeUInt8s() argument
126 writeUInt8sAsync(Ws, in writeUInt8s()
131 Error writeUInt16s(ArrayRef<tpctypes::UInt16Write> Ws) { in writeUInt16s() argument
134 writeUInt16sAsync(Ws, in writeUInt16s()
139 Error writeUInt32s(ArrayRef<tpctypes::UInt32Write> Ws) { in writeUInt32s() argument
142 writeUInt32sAsync(Ws, in writeUInt32s()
147 Error writeUInt64s(ArrayRef<tpctypes::UInt64Write> Ws) { in writeUInt64s() argument
150 writeUInt64sAsync(Ws, in writeUInt64s()
155 Error writeBuffers(ArrayRef<tpctypes::BufferWrite> Ws) { in writeBuffers() argument
158 writeBuffersAsync(Ws, in writeBuffers()
[all …]
|
| /llvm-project-15.0.7/llvm/lib/ExecutionEngine/Orc/ |
| H A D | ExecutorProcessControl.cpp | 139 ArrayRef<tpctypes::UInt8Write> Ws, WriteResultFn OnWriteComplete) { in writeUInt8sAsync() argument
140 for (auto &W : Ws) in writeUInt8sAsync()
146 ArrayRef<tpctypes::UInt16Write> Ws, WriteResultFn OnWriteComplete) { in writeUInt16sAsync() argument
147 for (auto &W : Ws) in writeUInt16sAsync()
153 ArrayRef<tpctypes::UInt32Write> Ws, WriteResultFn OnWriteComplete) { in writeUInt32sAsync() argument
154 for (auto &W : Ws) in writeUInt32sAsync()
160 ArrayRef<tpctypes::UInt64Write> Ws, WriteResultFn OnWriteComplete) { in writeUInt64sAsync() argument
161 for (auto &W : Ws) in writeUInt64sAsync()
167 ArrayRef<tpctypes::BufferWrite> Ws, WriteResultFn OnWriteComplete) { in writeBuffersAsync() argument
168 for (auto &W : Ws) in writeBuffersAsync()
|
| /llvm-project-15.0.7/llvm/lib/ExecutionEngine/Orc/TargetProcess/ |
| H A D | OrcRTBootstrap.cpp | 29 [](std::vector<WriteT> Ws) { in writeUIntsWrapper() argument
30 for (auto &W : Ws) in writeUIntsWrapper()
40 [](std::vector<tpctypes::BufferWrite> Ws) { in writeBuffersWrapper() argument
41 for (auto &W : Ws) in writeBuffersWrapper()
|
| /llvm-project-15.0.7/llvm/unittests/ExecutionEngine/Orc/ |
| H A D | EPCGenericMemoryAccessTest.cpp | 25 [](std::vector<WriteT> Ws) { in testWriteUInts() argument
26 for (auto &W : Ws) in testWriteUInts()
36 [](std::vector<tpctypes::BufferWrite> Ws) { in testWriteBuffers() argument
37 for (auto &W : Ws) in testWriteBuffers()
|
| /llvm-project-15.0.7/llvm/lib/Target/Mips/ |
| H A D | MipsSEISelLowering.cpp | 2664 SDValue Ws; in lowerVECTOR_SHUFFLE_ILVEV() local
2680 Ws = Op->getOperand(0); in lowerVECTOR_SHUFFLE_ILVEV()
2682 Ws = Op->getOperand(1); in lowerVECTOR_SHUFFLE_ILVEV()
2710 SDValue Ws; in lowerVECTOR_SHUFFLE_ILVOD() local
2726 Ws = Op->getOperand(0); in lowerVECTOR_SHUFFLE_ILVOD()
2728 Ws = Op->getOperand(1); in lowerVECTOR_SHUFFLE_ILVOD()
2757 SDValue Ws; in lowerVECTOR_SHUFFLE_ILVR() local
2805 SDValue Ws; in lowerVECTOR_SHUFFLE_ILVL() local
2852 SDValue Ws; in lowerVECTOR_SHUFFLE_PCKEV() local
2895 SDValue Ws; in lowerVECTOR_SHUFFLE_PCKOD() local
[all …]
|
| /llvm-project-15.0.7/bolt/test/X86/ |
| H A D | symtab-secondary-entries.test | 9 RUN: llvm-readelf -Ws %t | cut -d':' -f2- | sort -u | FileCheck %s
|
| /llvm-project-15.0.7/bolt/test/runtime/X86/ |
| H A D | exceptions-instrumentation.test | 17 RUN: llvm-readelf -Ws %t.exc.bolted | FileCheck %s --check-prefix=CHECK-READELF
|
| /llvm-project-15.0.7/llvm/lib/Target/Hexagon/ |
| H A D | HexagonBitTracker.cpp | 296 uint16_t I = Odd, Ws = Rs.width(); in evaluate() local
297 assert(Ws == Rt.width()); in evaluate()
300 while (I*BW < Ws) { in evaluate()
|
| /llvm-project-15.0.7/llvm/utils/vim/ |
| H A D | vimrc | 52 set cinoptions=:0,g0,(0,Ws,l1
|
| /llvm-project-15.0.7/llvm/lib/Target/AArch64/ |
| H A D | AArch64InstrFormats.td | 4441 bits<5> Ws;
4444 let Inst{20-16} = Ws;
4448 let Constraints = "@earlyclobber $Ws";
4455 (outs GPR32:$Ws),
4459 bits<5> Ws;
4463 let Inst{20-16} = Ws;
4468 let Constraints = "@earlyclobber $Ws";
11168 // CAS{<order>}[<size>] <Ws>, <Wt>, [<Xn|SP>]
11172 // SWP{<order>}[<size>] <Ws>, <Wt>, [<Xn|SP>]
11174 // LD<OP>{<order>}[<size>] <Ws>, <Wt>, [<Xn|SP>]
[all …]
|