Home
last modified time | relevance | path

Searched refs:TypeSplitVector (Results 1 – 16 of 16) sorted by relevance

/llvm-project-15.0.7/llvm/lib/CodeGen/
H A DTargetLoweringBase.cpp963 if (LA == TypeSplitVector) in getTypeConversion()
1018 return LegalizeKind(TypeSplitVector, in getTypeConversion()
1085 return LegalizeKind(TypeSplitVector, NVT); in getTypeConversion()
1463 case TypeSplitVector: in computeRegisterProperties()
1481 else if (PreferredAction == TypeSplitVector) in computeRegisterProperties()
1482 ValueTypeActions.setTypeAction(VT, TypeSplitVector); in computeRegisterProperties()
1484 ValueTypeActions.setTypeAction(VT, TypeSplitVector); in computeRegisterProperties()
1869 if (LK.first == TypeSplitVector || LK.first == TypeExpandInteger) in getTypeLegalizationCost()
/llvm-project-15.0.7/llvm/lib/CodeGen/SelectionDAG/
H A DLegalizeVectorTypes.cpp1174 if (getTypeAction(MaskVT) == TargetLowering::TypeSplitVector) in SplitMask()
1296 case TargetLowering::TypeSplitVector: in SplitVecRes_BITCAST()
1453 if (getTypeAction(RHSVT) == TargetLowering::TypeSplitVector) in SplitVecRes_FCOPYSIGN()
2045 TargetLowering::TypeSplitVector) in SplitVecRes_Gather()
2058 TargetLowering::TypeSplitVector) in SplitVecRes_Gather()
2110 TargetLowering::TypeSplitVector) in SplitVecRes_SETCC()
2116 TargetLowering::TypeSplitVector) in SplitVecRes_SETCC()
2147 if (getTypeAction(InVT) == TargetLowering::TypeSplitVector) in SplitVecRes_UnaryOp()
2628 if (getTypeAction(SrcVT) == TargetLowering::TypeSplitVector) in SplitVecRes_FP_TO_XINT_SAT()
3310 TargetLowering::TypeSplitVector) in SplitVecOp_Scatter()
[all …]
H A DLegalizeTypesGeneric.cpp73 case TargetLowering::TypeSplitVector: in ExpandRes_BITCAST()
524 TargetLowering::TypeSplitVector) in SplitRes_Select()
H A DLegalizeTypes.cpp282 case TargetLowering::TypeSplitVector: in run()
345 case TargetLowering::TypeSplitVector: in run()
H A DLegalizeIntegerTypes.cpp416 case TargetLowering::TypeSplitVector: { in PromoteIntRes_BITCAST()
1355 case TargetLowering::TypeSplitVector: { in PromoteIntRes_TRUNCATE()
5190 if (getTypeAction(InVT) == TargetLowering::TypeSplitVector || in PromoteIntRes_EXTRACT_SUBVECTOR()
H A DLegalizeFloatTypes.cpp2381 case TargetLowering::TypeSplitVector: { in PromoteFloatRes_EXTRACT_VECTOR_ELT()
/llvm-project-15.0.7/llvm/unittests/CodeGen/
H A DAArch64SelectionDAGTest.cpp546 EXPECT_EQ(getTypeAction(VT), TargetLoweringBase::TypeSplitVector); in TEST_F()
564 EXPECT_EQ(getTypeAction(VT), TargetLoweringBase::TypeSplitVector); in TEST_F()
/llvm-project-15.0.7/llvm/lib/Target/PowerPC/
H A DPPCISelLowering.h775 return TypeSplitVector; in getPreferredVectorAction()
/llvm-project-15.0.7/llvm/include/llvm/CodeGen/
H A DBasicTTIImpl.h1039 TargetLowering::TypeSplitVector;
1042 TargetLowering::TypeSplitVector;
H A DTargetLowering.h212 TypeSplitVector, // Split this vector into two of half the size. enumerator
2156 Action != TypeSplitVector; in shouldNormalizeToSelectSequence()
/llvm-project-15.0.7/llvm/lib/Target/Hexagon/
H A DHexagonISelLoweringHVX.cpp400 return TargetLoweringBase::TypeSplitVector; in getPreferredHvxVectorAction()
H A DHexagonISelLowering.cpp2172 return TargetLoweringBase::TypeSplitVector; in getPreferredVectorAction()
/llvm-project-15.0.7/llvm/lib/Target/NVPTX/
H A DNVPTXISelLowering.cpp1234 return TypeSplitVector; in getPreferredVectorAction()
/llvm-project-15.0.7/llvm/lib/Target/RISCV/
H A DRISCVISelLowering.cpp5231 TargetLowering::TypeSplitVector) { in lowerVECREDUCE()
/llvm-project-15.0.7/llvm/lib/Target/AMDGPU/
H A DSIISelLowering.cpp1589 return VT.isPow2VectorType() ? TypeSplitVector : TypeWidenVector; in getPreferredVectorAction()
/llvm-project-15.0.7/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp2428 return TypeSplitVector; in getPreferredVectorAction()
2432 return TypeSplitVector; in getPreferredVectorAction()
32603 getTypeAction(*DAG.getContext(), InVT) == TypeSplitVector && in ReplaceNodeResults()