Home
last modified time | relevance | path

Searched refs:StageNum (Results 1 – 3 of 3) sorted by relevance

/llvm-project-15.0.7/llvm/lib/CodeGen/
H A DModuloSchedule.cpp207 for (int StageNum = i; StageNum >= 0; --StageNum) { in generateProlog() local
282 for (unsigned StageNum = i; StageNum <= LastStage; ++StageNum) { in generateEpilog() local
1028 unsigned StageNum = CurStageNum; in updateInstruction() local
1033 StageNum -= StageDiff; in updateInstruction()
1035 if (VRMap[StageNum].count(reg)) in updateInstruction()
1036 MO.setReg(VRMap[StageNum][reg]); in updateInstruction()
1064 if (StageNum > PhiStage) { in getPrevMapVal()
1072 PrevVal = VRMap[StageNum][LoopVal]; in getPrevMapVal()
1076 else if (StageNum == PhiStage + 1) in getPrevMapVal()
1105 if (NumPhis > StageNum) in rewritePhiValues()
[all …]
/llvm-project-15.0.7/llvm/include/llvm/CodeGen/
H A DModuloSchedule.h222 unsigned getPrevMapVal(unsigned StageNum, unsigned PhiStage, unsigned LoopVal,
225 void rewritePhiValues(MachineBasicBlock *NewBB, unsigned StageNum,
H A DMachinePipeliner.h566 bool isScheduledAtStage(SUnit *SU, unsigned StageNum) { in isScheduledAtStage() argument
567 return (stageScheduled(SU) == (int)StageNum); in isScheduledAtStage()