Home
last modified time | relevance | path

Searched refs:ShiftWidth (Results 1 – 7 of 7) sorted by relevance

/llvm-project-15.0.7/llvm/lib/Target/LoongArch/
H A DLoongArchISelDAGToDAG.cpp91 bool LoongArchDAGToDAGISel::selectShiftMask(SDValue N, unsigned ShiftWidth, in selectShiftMask() argument
101 assert(isPowerOf2_32(ShiftWidth) && "Unexpected max shift amount!"); in selectShiftMask()
102 APInt ShMask(AndMask.getBitWidth(), ShiftWidth - 1); in selectShiftMask()
119 assert(isPowerOf2_32(ShiftWidth) && "Unexpected max shift amount!"); in selectShiftMask()
123 if (lsb == 0 && Log2_32(ShiftWidth) <= msb + 1) { in selectShiftMask()
132 if (Imm != 0 && Imm % ShiftWidth == 0) { in selectShiftMask()
H A DLoongArchISelDAGToDAG.h43 bool selectShiftMask(SDValue N, unsigned ShiftWidth, SDValue &ShAmt);
/llvm-project-15.0.7/llvm/lib/Target/RISCV/
H A DRISCVISelDAGToDAG.h52 bool selectShiftMask(SDValue N, unsigned ShiftWidth, SDValue &ShAmt);
H A DRISCVISelDAGToDAG.cpp1946 bool RISCVDAGToDAGISel::selectShiftMask(SDValue N, unsigned ShiftWidth, in selectShiftMask() argument
1956 assert(isPowerOf2_32(ShiftWidth) && "Unexpected max shift amount!"); in selectShiftMask()
1957 APInt ShMask(AndMask.getBitWidth(), ShiftWidth - 1); in selectShiftMask()
1976 if (Imm != 0 && Imm % ShiftWidth == 0) { in selectShiftMask()
/llvm-project-15.0.7/llvm/include/llvm/IR/
H A DPatternMatch.h2377 unsigned ShiftWidth = TypeSize - 1;
2390 auto LHS = m_AShr(m_Value(OpL), m_SpecificInt(ShiftWidth));
2391 auto RHS = m_LShr(m_Neg(m_Value(OpR)), m_SpecificInt(ShiftWidth));
/llvm-project-15.0.7/llvm/lib/Target/AArch64/AsmParser/
H A DAArch64AsmParser.cpp1210 AArch64_AM::ShiftExtendType ShiftExtendTy, int ShiftWidth,
1220 bool MatchShift = getShiftExtendAmount() == Log2_32(ShiftWidth / 8); in isSVEDataVectorRegWithShiftExtend()
1223 !ShiftWidthAlwaysSame && hasShiftExtendAmount() && ShiftWidth == 8) in isSVEDataVectorRegWithShiftExtend()
/llvm-project-15.0.7/llvm/lib/Target/AMDGPU/
H A DAMDGPURegisterBankInfo.cpp1538 auto ShiftWidth = B.buildShl(S32, WidthReg, B.buildConstant(S32, 16)); in applyMappingBFE() local
1543 auto MergedInputs = B.buildOr(S32, ClampOffset, ShiftWidth); in applyMappingBFE()