Home
last modified time | relevance | path

Searched refs:RegSequence (Results 1 – 5 of 5) sorted by relevance

/llvm-project-15.0.7/llvm/include/llvm/MC/
H A DMCInstrDesc.h181 RegSequence, enumerator
378 bool isRegSequenceLike() const { return Flags & (1ULL << MCID::RegSequence); } in isRegSequenceLike()
/llvm-project-15.0.7/llvm/lib/Transforms/Scalar/
H A DLoopStrengthReduce.cpp255 SmallVector<const SCEV *, 16> RegSequence; member in __anon3f0d62640211::RegUseTracker
271 iterator begin() { return RegSequence.begin(); } in begin()
272 iterator end() { return RegSequence.end(); } in end()
273 const_iterator begin() const { return RegSequence.begin(); } in begin()
274 const_iterator end() const { return RegSequence.end(); } in end()
285 RegSequence.push_back(Reg); in countRegister()
334 RegSequence.clear(); in clear()
/llvm-project-15.0.7/llvm/include/llvm/CodeGen/
H A DMachineInstr.h970 return hasProperty(MCID::RegSequence, Type);
/llvm-project-15.0.7/llvm/lib/Target/AMDGPU/
H A DAMDGPUISelDAGToDAG.cpp886 SDNode *RegSequence = CurDAG->getMachineNode(AMDGPU::REG_SEQUENCE, DL, in SelectADD_SUB_I64() local
895 ReplaceNode(N, RegSequence); in SelectADD_SUB_I64()
/llvm-project-15.0.7/llvm/lib/Target/AArch64/GISel/
H A DAArch64InstructionSelector.cpp650 auto RegSequence = in createTuple() local
653 RegSequence.addUse(Regs[I]); in createTuple()
654 RegSequence.addImm(SubRegs[I]); in createTuple()
656 return RegSequence.getReg(0); in createTuple()