Home
last modified time | relevance | path

Searched refs:RegClassOrRegBank (Results 1 – 9 of 9) sorted by relevance

/llvm-project-15.0.7/llvm/include/llvm/CodeGen/
H A DMachineRegisterInfo.h44 using RegClassOrRegBank = variable
72 IndexedMap<std::pair<RegClassOrRegBank, MachineOperand *>,
660 const RegClassOrRegBank &Val = VRegInfo[Reg].first; in getRegClassOrNull()
669 const RegClassOrRegBank &Val = VRegInfo[Reg].first; in getRegBankOrNull()
676 const RegClassOrRegBank &getRegClassOrRegBank(Register Reg) const { in getRegClassOrRegBank()
687 const RegClassOrRegBank &RCOrRB){ in setRegClassOrRegBank()
/llvm-project-15.0.7/llvm/test/CodeGen/MIR/Mips/
H A DsetRegClassOrRegBank.ll6 ; which sets RegClassOrRegBank in VRegInfo.
H A DsetRegClassOrRegBank.mir5 # MIParser sets RegClassOrRegBank for parsed virtual registers.
/llvm-project-15.0.7/llvm/tools/llvm-reduce/deltas/
H A DReduceInstructionsMIR.cpp28 const RegClassOrRegBank &RC, LLT Ty, in getPrevDefOfRCInMBB()
/llvm-project-15.0.7/llvm/lib/CodeGen/GlobalISel/
H A DCSEInfo.cpp390 if (const RegClassOrRegBank &RCOrRB = MRI.getRegClassOrRegBank(Reg)) { in addNodeIDReg()
/llvm-project-15.0.7/llvm/lib/CodeGen/
H A DRegisterBankInfo.cpp89 const RegClassOrRegBank &RegClassOrBank = MRI.getRegClassOrRegBank(Reg); in getRegBank()
/llvm-project-15.0.7/llvm/lib/Target/AMDGPU/
H A DAMDGPUInstructionSelector.cpp211 const RegClassOrRegBank &RegClassOrBank = in selectPHI()
2051 const RegClassOrRegBank &RegClassOrBank = MRI.getRegClassOrRegBank(Reg); in getArtifactRegBank()
H A DSIRegisterInfo.cpp2922 const RegClassOrRegBank &RCOrRB = MRI.getRegClassOrRegBank(MO.getReg()); in getConstrainedRegClassForOperand()
/llvm-project-15.0.7/llvm/lib/Target/AArch64/GISel/
H A DAArch64InstructionSelector.cpp2354 const RegClassOrRegBank &RegClassOrBank = in select()
4712 const RegClassOrRegBank &RegClassOrBank = MRI.getRegClassOrRegBank(Dst); in emitCSINC()