Home
last modified time | relevance | path

Searched refs:RegBitWidth (Results 1 – 4 of 4) sorted by relevance

/llvm-project-15.0.7/llvm/tools/llvm-exegesis/lib/AArch64/
H A DTarget.cpp15 static unsigned getLoadImmediateOpcode(unsigned RegBitWidth) { in getLoadImmediateOpcode() argument
16 switch (RegBitWidth) { in getLoadImmediateOpcode()
26 static MCInst loadImmediate(unsigned Reg, unsigned RegBitWidth, in loadImmediate() argument
28 if (Value.getBitWidth() > RegBitWidth) in loadImmediate()
30 return MCInstBuilder(getLoadImmediateOpcode(RegBitWidth)) in loadImmediate()
/llvm-project-15.0.7/llvm/tools/llvm-exegesis/lib/PowerPC/
H A DTarget.cpp43 static unsigned getLoadImmediateOpcode(unsigned RegBitWidth) { in getLoadImmediateOpcode() argument
44 switch (RegBitWidth) { in getLoadImmediateOpcode()
54 static MCInst loadImmediate(unsigned Reg, unsigned RegBitWidth, in loadImmediate() argument
56 if (Value.getBitWidth() > RegBitWidth) in loadImmediate()
61 return MCInstBuilder(getLoadImmediateOpcode(RegBitWidth)) in loadImmediate()
/llvm-project-15.0.7/llvm/tools/llvm-exegesis/lib/X86/
H A DTarget.cpp434 static unsigned getLoadImmediateOpcode(unsigned RegBitWidth) { in getLoadImmediateOpcode() argument
435 switch (RegBitWidth) { in getLoadImmediateOpcode()
449 static MCInst loadImmediate(unsigned Reg, unsigned RegBitWidth, in loadImmediate() argument
451 if (Value.getBitWidth() > RegBitWidth) in loadImmediate()
453 return MCInstBuilder(getLoadImmediateOpcode(RegBitWidth)) in loadImmediate()
506 std::vector<MCInst> loadAndFinalize(unsigned Reg, unsigned RegBitWidth,
534 unsigned RegBitWidth, in loadAndFinalize() argument
536 assert((RegBitWidth & 7) == 0 && "RegBitWidth must be a multiple of 8 bits"); in loadAndFinalize()
537 initStack(RegBitWidth / 8); in loadAndFinalize()
539 add(releaseStackSpace(RegBitWidth / 8)); in loadAndFinalize()
/llvm-project-15.0.7/llvm/lib/Target/AMDGPU/
H A DSIRegisterInfo.cpp2798 const unsigned RegBitWidth = AMDGPU::getRegBitWidth(*RC->MC); in getRegSplitParts() local
2799 assert(RegBitWidth >= 32 && RegBitWidth <= 1024); in getRegSplitParts()
2801 const unsigned RegDWORDs = RegBitWidth / 32; in getRegSplitParts()