| /llvm-project-15.0.7/llvm/lib/Transforms/Scalar/ |
| H A D | LoopRerollPass.cpp | 398 bool validate(ReductionTracker &Reductions);
485 ReductionTracker &Reductions);
658 ReductionTracker &Reductions) { in collectPossibleReductions() argument
673 Reductions.addSLR(SLR); in collectPossibleReductions()
1172 Reductions.restrictToScale(Scale, PossibleRedSet, in validate()
1420 Reductions.recordPair(BaseInst, RootInst, Iter); in validate()
1641 if (!DAGRoots.validate(Reductions)) in reroll()
1643 if (!Reductions.validateSelected()) in reroll()
1648 Reductions.replaceSelected(); in reroll()
1685 ReductionTracker Reductions; in runOnLoop() local
[all …]
|
| H A D | LoopInterchange.cpp | 905 SmallPtrSetImpl<PHINode *> &Reductions) { in areInnerLoopExitPHIsSupported() argument
911 if (any_of(PHI.users(), [&Reductions, OuterL](User *U) { in areInnerLoopExitPHIsSupported()
914 (!Reductions.count(PN) && OuterL->contains(PN->getParent())); in areInnerLoopExitPHIsSupported()
|
| /llvm-project-15.0.7/llvm/include/llvm/Transforms/Vectorize/ |
| H A D | LoopVectorizationLegality.h | 289 const ReductionList &getReductionVars() const { return Reductions; } in getReductionVars()
333 bool isReductionVariable(PHINode *PN) const { return Reductions.count(PN); } in isReductionVariable()
514 ReductionList Reductions; variable
|
| /llvm-project-15.0.7/flang/unittests/Runtime/ |
| H A D | Reduction.cpp | 24 TEST(Reductions, Int4Ops) { in TEST() argument
37 TEST(Reductions, DimMaskProductInt4) { in TEST() argument
56 TEST(Reductions, DoubleMaxMinNorm2) { in TEST() argument
251 TEST(Reductions, Character) { in TEST() argument
345 TEST(Reductions, Logical) { in TEST() argument
476 TEST(Reductions, FindlocNumeric) { in TEST() argument
586 TEST(Reductions, DotProduct) { in TEST() argument
|
| /llvm-project-15.0.7/llvm/test/Transforms/LoopVectorize/ |
| H A D | reduction-ptr.ll | 6 ; Reductions of pointer types are not supported.
|
| /llvm-project-15.0.7/llvm/lib/Target/VE/ |
| H A D | VVPNodes.def | 75 /// Reductions.
|
| H A D | VVPInstrInfo.td | 186 // Reductions
|
| /llvm-project-15.0.7/mlir/include/mlir/Dialect/OpenMP/ |
| H A D | OpenMPOps.td | 72 Reductions can be performed in a parallel construct by specifying reduction
182 Reductions can be performed in a sections construct by specifying reduction
303 Reductions can be performed in a worksharing-loop by specifying reduction
610 Reductions can be performed in a loop by specifying reduction accumulator
|
| /llvm-project-15.0.7/llvm/lib/Transforms/Vectorize/ |
| H A D | LoopVectorizationLegality.cpp | 688 Reductions[Phi] = RedDes; in canVectorizeInstrs()
|
| /llvm-project-15.0.7/llvm/include/llvm/IR/ |
| H A D | VPIntrinsics.def | 390 ///// Reductions {
|
| H A D | Intrinsics.td | 1632 // Reductions
|
| /llvm-project-15.0.7/llvm/docs/ |
| H A D | Vectorizers.rst | 184 Reductions subsection
|
| /llvm-project-15.0.7/llvm/test/Analysis/CostModel/X86/ |
| H A D | reduce-fmin.ll | 82 ; Fast Reductions
|
| H A D | reduce-fmax.ll | 82 ; Fast Reductions
|
| H A D | reduce-fmul.ll | 150 ; Fast Reductions
|
| H A D | reduce-fadd.ll | 150 ; Fast Reductions
|
| /llvm-project-15.0.7/mlir/include/mlir/Dialect/LLVMIR/ |
| H A D | LLVMIntrinsicOps.td | 234 // Vector Reductions.
|
| /llvm-project-15.0.7/llvm/test/CodeGen/X86/ |
| H A D | horizontal-sum.ll | 9 ; Vectorized Pairwise Sum Reductions
525 ; Vectorized Sequential Sum Reductions
813 ; Vectorized Reductions
|
| H A D | vector-reduce-or-cmp.ll | 820 ; Compare Truncated/Masked OR Reductions
|
| /llvm-project-15.0.7/clang/lib/CodeGen/ |
| H A D | CGOpenMPRuntime.h | 118 llvm::Value *Reductions = nullptr; member
|
| H A D | CGStmtOpenMP.cpp | 4620 Data.Reductions = CGM.getOpenMPRuntime().emitTaskReductionInit( in EmitOMPTaskBasedDirective()
4795 if (Data.Reductions) { in EmitOMPTaskBasedDirective()
5078 if (Data.Reductions) { in processInReduction()
|
| /llvm-project-15.0.7/mlir/include/mlir/Dialect/SCF/IR/ |
| H A D | SCFOps.td | 636 reduce operation that is an immediate child. Reductions are matched to
|
| /llvm-project-15.0.7/llvm/test/CodeGen/Generic/ |
| H A D | expand-vp.ll | 28 ; Reductions
|
| /llvm-project-15.0.7/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyInstrSIMD.td | 886 // Reductions already return 0 or 1, so and 1, setne 0, and seteq 1
|
| /llvm-project-15.0.7/mlir/include/mlir/Dialect/Vector/IR/ |
| H A D | VectorOps.td | 278 Reductions also allow an optional fused accumulator.
|