Home
last modified time | relevance | path

Searched refs:Reduce (Results 1 – 25 of 48) sorted by relevance

12

/llvm-project-15.0.7/mlir/test/Target/SPIRV/
H A Dnon-uniform-ops.mlir28 // CHECK: %{{.+}} = spv.GroupNonUniformFAdd "Workgroup" "Reduce" %{{.+}} : f32
29 %0 = spv.GroupNonUniformFAdd "Workgroup" "Reduce" %val : f32
36 %0 = spv.GroupNonUniformFMax "Workgroup" "Reduce" %val : f32
43 %0 = spv.GroupNonUniformFMin "Workgroup" "Reduce" %val : f32
50 %0 = spv.GroupNonUniformFMul "Workgroup" "Reduce" %val : f32
57 %0 = spv.GroupNonUniformIAdd "Workgroup" "Reduce" %val : i32
72 %0 = spv.GroupNonUniformIMul "Workgroup" "Reduce" %val : i32
79 %0 = spv.GroupNonUniformSMax "Workgroup" "Reduce" %val : i32
86 %0 = spv.GroupNonUniformSMin "Workgroup" "Reduce" %val : i32
93 %0 = spv.GroupNonUniformUMax "Workgroup" "Reduce" %val : i32
[all …]
H A Ddebug.mlir42 %0 = spv.GroupNonUniformFAdd "Workgroup" "Reduce" %val : f32
/llvm-project-15.0.7/mlir/test/Dialect/SPIRV/IR/
H A Dnon-uniform-ops.mlir98 %0 = spv.GroupNonUniformFAdd "Workgroup" "Reduce" %val : f32
117 %0 = spv.GroupNonUniformFMul "Workgroup" "Reduce" %val : f32
138 %0 = spv.GroupNonUniformFMax "Workgroup" "Reduce" %val : f32
151 %0 = spv.GroupNonUniformFMin "Workgroup" "Reduce" %val : f32
164 %0 = spv.GroupNonUniformIAdd "Workgroup" "Reduce" %val : i32
180 %0 = spv.GroupNonUniformIAdd "Device" "Reduce" %val : i32
218 %0 = spv.GroupNonUniformIMul "Workgroup" "Reduce" %val : i32
239 %0 = spv.GroupNonUniformSMax "Workgroup" "Reduce" %val : i32
252 %0 = spv.GroupNonUniformSMin "Workgroup" "Reduce" %val : i32
265 %0 = spv.GroupNonUniformUMax "Workgroup" "Reduce" %val : i32
[all …]
/llvm-project-15.0.7/llvm/include/llvm/Support/
H A DParallel.h136 ReduceFuncTy Reduce, in parallel_transform_reduce() argument
155 TG.spawn([=, &Transform, &Reduce, &Results] { in parallel_transform_reduce()
159 R = Reduce(R, Transform(*It)); in parallel_transform_reduce()
173 FinalResult = Reduce(FinalResult, std::move(PartialResult)); in parallel_transform_reduce()
206 ReduceFuncTy Reduce, in parallelTransformReduce() argument
210 return parallel::detail::parallel_transform_reduce(Begin, End, Init, Reduce, in parallelTransformReduce()
215 Init = Reduce(std::move(Init), Transform(*I)); in parallelTransformReduce()
234 ReduceFuncTy Reduce, in parallelTransformReduce() argument
236 return parallelTransformReduce(std::begin(R), std::end(R), Init, Reduce, in parallelTransformReduce()
/llvm-project-15.0.7/llvm/test/tools/llvm-reduce/
H A Doperands-skip.ll52 store i32 44, i32* %imm, align 4 ; Reduce to %phi
53 store i32 45, i32* %imm, align 4 ; Reduce to %val
54 store i32 46, i32* %imm, align 4 ; Reduce to @Global
55 store i32 47, i32* %imm, align 4 ; Reduce to %arg1
56 store i32 48, i32* %imm, align 4 ; Reduce to %arg2
57 store i32 49, i32* %imm, align 4 ; Reduce to null
63 store i32 50, i32* %arg2, align 4 ; Reduce to %arg1 (compactify function arguments)
/llvm-project-15.0.7/clang-tools-extra/pseudo/unittests/
H A DLRTableTest.cpp50 B.Reduce[StateID{0}].insert(RuleID{0}); in TEST()
51 B.Reduce[StateID{1}].insert(RuleID{2}); in TEST()
52 B.Reduce[StateID{2}].insert(RuleID{1}); in TEST()
H A DGLRTest.cpp178 B.Reduce[StateID{1}].insert(ruleFor("class-name")); in TEST_F()
179 B.Reduce[StateID{1}].insert(ruleFor("enum-name")); in TEST_F()
223 B.Reduce[StateID{4}].insert(ruleFor("ptr-operator")); in TEST_F()
275 B.Reduce[StateID{3}].insert(/* type-name := class-name */ RuleID{0}); in TEST_F()
276 B.Reduce[StateID{4}].insert(/* type-name := enum-name */ RuleID{1}); in TEST_F()
330 B.Reduce[StateID{3}].insert(/* pointer := class-name */ RuleID{0}); in TEST_F()
331 B.Reduce[StateID{4}].insert(/* pointer := enum-name */ RuleID{1}); in TEST_F()
358 B.Reduce[StateID{1}].insert(RuleID{0}); in TEST_F()
/llvm-project-15.0.7/mlir/include/mlir/Reducer/
H A DPasses.td1 //===-- Passes.td - MLIR Reduce pass definition file -------*- tablegen -*-===//
9 // This file contains definitions of the passes for the MLIR Reduce Tool.
28 let summary = "Reduce the input with reduction-tree algorithm";
/llvm-project-15.0.7/mlir/include/mlir/Dialect/SPIRV/IR/
H A DSPIRVNonUniformOps.td239 operation ::= `"Reduce"` | `"InclusiveScan"` | `"ExclusiveScan"` | ...
253 %0 = spv.GroupNonUniformFAdd "Workgroup" "Reduce" %scalar : f32
313 %0 = spv.GroupNonUniformFMax "Workgroup" "Reduce" %scalar : f32
373 %0 = spv.GroupNonUniformFMin "Workgroup" "Reduce" %scalar : f32
430 %0 = spv.GroupNonUniformFMul "Workgroup" "Reduce" %scalar : f32
485 %0 = spv.GroupNonUniformIAdd "Workgroup" "Reduce" %scalar : i32
540 %0 = spv.GroupNonUniformIMul "Workgroup" "Reduce" %scalar : i32
597 %0 = spv.GroupNonUniformSMax "Workgroup" "Reduce" %scalar : i32
654 %0 = spv.GroupNonUniformSMin "Workgroup" "Reduce" %scalar : i32
712 %0 = spv.GroupNonUniformUMax "Workgroup" "Reduce" %scalar : i32
[all …]
/llvm-project-15.0.7/clang-tools-extra/pseudo/lib/grammar/
H A DLRTableBuild.cpp59 auto It = Reduce.find(S); in build()
60 if (It == Reduce.end()) in build()
114 Build.Reduce[SID].insert(I.rule()); in buildSLR()
/llvm-project-15.0.7/mlir/test/Dialect/SPIRV/Transforms/
H A Dvce-deduction.mlir83 // Its 'Reduce' group operation can be enabled via any of
94 %0 = spv.GroupNonUniformIAdd "Subgroup" "Reduce" %val : i32
105 %0 = spv.GroupNonUniformIAdd "Subgroup" "Reduce" %val : i32
/llvm-project-15.0.7/bolt/test/X86/
H A Dinterprocedural-ref-entry-point.s3 # Test assembly was obtained using C-Reduce from this C++ code:
H A Dshrinkwrapping-do-not-pessimize.s39 # Reduce frequency from 9 to 1 to simulate an inaccurate profile
/llvm-project-15.0.7/mlir/include/mlir/Dialect/Tosa/IR/
H A DTosaOps.td1220 let summary = "Reduce All operator";
1223 Reduce a tensor along the given axis with a logical AND operation
1245 let summary = "Reduce Any operator";
1248 Reduce a tensor along the given axis with a logical OR operation
1270 let summary = "Reduce Max operator";
1273 Reduce a tensor along the given axis with a maximum operation
1295 let summary = "Reduce Min operator";
1298 Reduce a tensor along the given axis with a minimum operation
1320 let summary = "Reduce Prod operator";
1345 let summary = "Reduce Sum operator";
[all …]
/llvm-project-15.0.7/mlir/docs/Tools/
H A Dmlir-reduce.md1 # MLIR Reduce
91 ### Reduce with built-in optimization passes
/llvm-project-15.0.7/clang/utils/
H A Dcreduce-clang-crash.py67 class Reduce(object): class
414 r = Reduce(crash_script, file_to_reduce, core_number)
/llvm-project-15.0.7/clang-tools-extra/pseudo/lib/
H A DGLR.cpp594 GLRReduce Reduce(Params, Lang); in glrParse() local
639 Reduce(NextHeads, Lookahead); in glrParse()
671 Reduce(NextHeads, tokenSymbol(tok::eof)); in glrParse()
/llvm-project-15.0.7/libc/docs/
H A Dindex.rst25 - Reduce coding errors by coding in modern C++ through the use of lightweight
/llvm-project-15.0.7/mlir/lib/Conversion/LinalgToSPIRV/
H A DLinalgToSPIRV.cpp159 spirv::GroupOperation::Reduce, inputElement, \ in matchAndRewrite()
/llvm-project-15.0.7/clang-tools-extra/pseudo/include/clang-pseudo/grammar/
H A DLRTable.h157 llvm::DenseMap<StateID, llvm::SmallSet<RuleID, 4>> Reduce; member
/llvm-project-15.0.7/libclc/generic/lib/math/
H A Dexp2.cl30 // Reduce x
H A Dexp.cl30 // Reduce x
/llvm-project-15.0.7/llvm/test/CodeGen/PowerPC/
H A Dppc-passname.ll77 ; STOP-BEFORE-REDUCE-CR-OPS-NOT: PowerPC Reduce CR logical Operation
82 ; STOP-AFTER-REDUCE-CR-OPS: PowerPC Reduce CR logical Operation
/llvm-project-15.0.7/mlir/test/Conversion/LinalgToSPIRV/
H A Dlinalg-to-spirv.mlir32 // CHECK: %[[ADD:.+]] = spv.GroupNonUniformIAdd "Subgroup" "Reduce" %[[VAL]] : i32
/llvm-project-15.0.7/llvm/test/Transforms/LoopStrengthReduce/X86/
H A Dlsr-cond-dbg.ll3 ; During Loop Strength Reduce, if the terminating condition for the loop is not

12